

Datasheet

APM32F091xBxC

Arm® Cortex® -M0+ based 32-bit MCU

Version: V1.1

1 Product characteristics

■ Core

- 32-bit Arm® Cortex® -M0+ core
- Up to 48MHz working frequency

■ On-chip memory

- Flash: 128~256KB
- SRAM: 32KB

■ Clock

- HSECLK: 4~32MHz external crystal/ceramic oscillator supported
- LSECLK: 32.768KHz crystal/ceramic oscillator supported
- HSICLK: 8MHz RC oscillator
- HSICLK48: 48MHz RC oscillator
- HSICLK14: 14MHz RC oscillator
- LSICLK: 40KHz RC oscillator supported
- PLL: Phase locked loop, 2~16 times of frequency supported

■ Reset and power management

- V_{DD} range: 2.0~3.6V
- V_{DDA} range: V_{DD}~3.6V
- V_{BAT} range of RTC and backup domain power supply: 1.65V~3.6V
- V_{DDIO2} range of some I/O power supply: 1.65V~3.6V
- Power-on/power-down reset (POR/PDR) supported
- Programmable power supply voltage detector supported

■ Low-power mode

- Sleep, stop and standby modes supported

■ DMA

- Two DMAs, 12 channels in total, 7 channels for DMA1 and 5 channels DMA2

■ Debugging interface

- SWD

■ I/O

- Up to 88 I/Os
- All I/Os can be mapped to external interrupt vector
- Up to 69 FT I/Os, up to 19 I/Os supplied by V_{DDIO2} independently

■ Communication peripherals

- 2 I2C interfaces (1Mbit/s), all of which support SMBus/PMBus

- 8 USARTs, all support master synchronous SPI and modem control, 3 of which support ISO7816 interface, LIN, IrDA, automatic baud rate detection and wake-up

- 2 SPI (18Mbps) interfaces, both support I2S interface multiplexing

- 1 CAN

- 1 HDMI CEC

■ Analog peripherals

- 1 12-bit ADC, support up to 16 external channels

- 1 12-bit DAC, support 2 channels

- 2 programmable analog comparators

- Up to 24 capacitive sensing channels, can be used for proximity, touch key, linear or rotation sensors

■ Timer

- 1 16-bit advanced timer TMR1 that can provide 7-channel PWM output, support dead zone generation and braking input functions

- 1 32-bit general-purpose timer TMR2, 5 16-bit general-purpose timers TMR3/14/15/16/17, each with up to 4 independent channels to support input capture, output comparison, PWM, pulse count and other functions

- 2 16-bit basic timers TMR6/7

- 2 watchdog timers: one independent watchdog IWDT and one window watchdog WWDT

- 1 24-bit autodecrement SysTick Timer

■ RTC

- Support calendar function

- Alarm and periodic wake-up from stop/standby mode

■ CRC computing unit

■ 96-bit unique device ID (UID)

Contents

| | | |
|----------|--|-----------|
| 1 | Product characteristics..... | 1 |
| 2 | Product information | 5 |
| 3 | Pin information | 6 |
| 3.1 | Pin distribution | 6 |
| 3.2 | Pin function description..... | 8 |
| 3.3 | GPIO Multiplexing Function Configuration | 17 |
| 4 | Functional description | 21 |
| 4.1 | System architecture | 21 |
| 4.1.1 | System Block Diagram | 21 |
| 4.1.2 | Address mapping..... | 22 |
| 4.1.3 | Startup configuration | 24 |
| 4.2 | Core | 24 |
| 4.3 | Interrupt controller..... | 24 |
| 4.3.1 | Nested Vector Interrupt Controller (NVIC)..... | 24 |
| 4.3.2 | External Interrupt/Event Controller (EINT) | 24 |
| 4.4 | On-chip memory | 24 |
| 4.5 | Clock..... | 25 |
| 4.5.1 | Clock source | 26 |
| 4.5.2 | System clock | 26 |
| 4.5.3 | Bus clock | 27 |
| 4.5.4 | CRS | 27 |
| 4.6 | Reset and power management..... | 27 |
| 4.6.1 | Power supply scheme | 27 |
| 4.6.2 | Voltage regulator | 27 |
| 4.6.3 | Power supply voltage monitor | 28 |
| 4.7 | Low-power mode | 28 |
| 4.8 | DMA..... | 28 |
| 4.9 | GPIO..... | 29 |
| 4.10 | Communication peripherals | 29 |
| 4.10.1 | USART..... | 29 |

| | |
|---|-----------|
| 4.10.2 I2C | 29 |
| 4.10.3 SPI/I2S..... | 30 |
| 4.10.4 CAN | 30 |
| 4.11 Analog peripherals | 30 |
| 4.11.1 ADC | 30 |
| 4.11.2 DAC | 31 |
| 4.11.3 Comparator..... | 31 |
| 4.11.4 Touch sensing controller..... | 31 |
| 4.12 Timer..... | 34 |
| 4.13 RTC | 36 |
| 4.14 CRC | 36 |
| 5 Electrical characteristics | 37 |
| 5.1 Test conditions of electrical characteristics | 37 |
| 5.1.1 Maximum and minimum values | 37 |
| 5.1.2 Typical values | 37 |
| 5.1.3 Typical curve..... | 37 |
| 5.1.4 Power supply scheme | 37 |
| 5.1.5 Load capacitance | 38 |
| 5.2 Test under general operating conditions | 38 |
| 5.3 Absolute maximum ratings..... | 39 |
| 5.3.1 Maximum temperature characteristics | 39 |
| 5.3.2 Maximum rated voltage characteristics | 39 |
| 5.3.3 Maximum Rated Current Characteristics | 40 |
| 5.3.4 ESD characteristics | 40 |
| 5.3.5 Static latch-up..... | 41 |
| 5.4 On-chip memory | 41 |
| 5.4.1 Flash characteristics..... | 41 |
| 5.5 Clock..... | 41 |
| 5.5.1 Characteristics of external clock source..... | 41 |
| 5.5.2 Characteristics of internal clock source..... | 42 |
| 5.5.3 PLL Characteristics..... | 43 |
| 5.6 Reset and power management..... | 44 |

| | | |
|-----------|--|-----------|
| 5.6.1 | Test of Embedded Reset and Power Control Block Characteristics | 44 |
| 5.7 | Power consumption | 45 |
| 5.7.1 | Power consumption test environment | 45 |
| 5.7.2 | Power consumption in run mode..... | 45 |
| 5.7.3 | Power consumption in sleep mode | 46 |
| 5.7.4 | Power consumption in stop mode and standby mode | 48 |
| 5.7.5 | Backup Domain Power Consumption..... | 49 |
| 5.7.6 | Peripheral power consumption | 49 |
| 5.8 | Wake-up time in low power mode | 50 |
| 5.9 | Pin characteristics..... | 51 |
| 5.9.1 | I/O pin characteristics | 51 |
| 5.9.2 | NRST pin characteristics | 53 |
| 5.10 | Communication peripherals | 53 |
| 5.10.1 | I2C peripheral characteristics | 53 |
| 5.10.2 | SPI peripheral characteristics..... | 54 |
| 5.11 | Analog peripherals | 56 |
| 5.11.1 | ADC | 56 |
| 5.11.2 | DAC | 58 |
| 5.11.3 | Comparator..... | 58 |
| 6 | Package information | 60 |
| 6.1 | LQFP100 Package Diagram | 60 |
| 6.2 | LQFP64 Package Diagram | 63 |
| 6.3 | LQFP48 Package Diagram | 65 |
| 6.4 | QFN48 package information | 68 |
| 7 | Packaging Information | 70 |
| 7.1 | Reel Packaging..... | 70 |
| 7.2 | Tray packaging | 72 |
| 8 | Ordering Information | 74 |
| 9 | Commonly Used Function Module Denomination | 76 |
| 10 | Revision History | 77 |

2 Product information

See the following table for APM32F091xBxC product functions and peripheral configuration.

Table 1 Functions and Peripherals of APM32F091xBxC Series Chips

| Product | | APM32F091 | | | | | | | | | | | | | |
|------------------------------------|-------------------|--|------|--------|------|--------|------|---------|------|--|--|--|--|--|--|
| Model | | CBUx | CCUx | CBTx | CCTx | RBTx | RCTx | VBTx | VCTx | | | | | | |
| Package | | QFN48 | | LQFP48 | | LQFP64 | | LQFP100 | | | | | | | |
| Core and maximum working frequency | | Arm® 32-bit Cortex®-M0+@48MHz | | | | | | | | | | | | | |
| Operating voltage | | 2.0~3.6V | | | | | | | | | | | | | |
| Flash(KB) | | 128 | 256 | 128 | 256 | 128 | 256 | 128 | 256 | | | | | | |
| SRAM(KB) | | 32 | | | | | | | | | | | | | |
| GPIOs | | 38 | | | 52 | | 88 | | | | | | | | |
| Communication interface | USART | 6 | | | 8 | | | | | | | | | | |
| | SPI/I2S | 2/2 | | | | | | | | | | | | | |
| | I2C | 2 | | | | | | | | | | | | | |
| | CAN | 1 | | | | | | | | | | | | | |
| | CEC | 1 | | | | | | | | | | | | | |
| Timer | 16-bit advanced | 1 | | | | | | | | | | | | | |
| | 16-bit general | 5 | | | | | | | | | | | | | |
| | 32-bit general | 1 | | | | | | | | | | | | | |
| | 16-bit basic | 2 | | | | | | | | | | | | | |
| | System tick timer | 1 | | | | | | | | | | | | | |
| | Watchdog | 2 | | | | | | | | | | | | | |
| Real-time clock | | 1 | | | | | | | | | | | | | |
| 12-bit ADC | Unit | 1 | | | | | | | | | | | | | |
| | External channel | 10 | | | 16 | | | | | | | | | | |
| | Internal channel | 3 | | | | | | | | | | | | | |
| 12-bit DAC | Unit | 1 | | | | | | | | | | | | | |
| | Channel | 2 | | | | | | | | | | | | | |
| Analog comparator | | 2 | | | | | | | | | | | | | |
| Capacitive Sensor Channel | | 24 | | | | | | | | | | | | | |
| Operating temperature | | Ambient temperature: -40°C to 85°C/-40°C to 105°C Junction temperature: -40°C to 105°C/-40°C to 125°C | | | | | | | | | | | | | |

Note:

- (1) When x is 6, ambient temperature is: from -40°C to 85°C, and the junction temperature is from -40°C to 105°C.
- (2) When x is 7, ambient temperature is: from -40°C to 105°C, and the junction temperature is from -40°C to 125°C.

3 Pin information

3.1 Pin distribution

Figure 1 Distribution Diagram of APM32F091xBxCTx Series LQFP100 Pins




Figure 2 Distribution Diagram of APM32F091xBxCTx Series LQFP64 Pins




Figure 3 Distribution Diagram of APM32F091xBxCTx Series LQFP48 Pins





Figure 4 Distribution Diagram of APM32F091xBxCUx Series QFN48 Pins



3.2 Pin function description

Table 2 Legends/Abbreviations Used in Output Pin Table

| Name | Abbreviation | Definition |
|---------------|--|--|
| Pin name | Unless otherwise specified in parentheses below the pin name, the pin functions during and after reset are the same as the actual pin name | |
| Pin type | P | Power pin |
| | I | Only input pin |
| | I/O | I/O pin |
| I/O structure | 5T | FT I/O |
| | STDA | I/O with 3.3V standard, directly connected to ADC |
| | STD | I/O with 3.3 V tolerance |
| | B | Dedicated Boot0 pin |
| | RST | Bidirectional reset pin with built-in pull-up resistor |
| Note | Unless otherwise specified in the notes, all I/O is set as floating input during and after reset | |
| Pin function | Default multiplexing function | Function directly selected/enabled through peripheral register |
| | Additional function | Function selected through GPIO multiplexing function register |

Table 3 Description of APM32F091xBxCTx by Pin Number

| Name (Function after reset) | Type | Structur e | Default multiplexing function | Additional function | LQFP48 /QFN48 | LQFP 64 | LQFP 100 |
|-----------------------------------|------|---------------|---|--|------------------|------------|-------------|
| PE2 | I/O | 5T | TSC_G7_IO1, TMR3_ETR | - | - | - | 1 |
| PE3 | I/O | 5T | TSC_G7_IO2, TMR3_CH1 | - | - | - | 2 |
| PE4 | I/O | 5T | TSC_G7_IO3, TMR3_CH2 | - | - | - | 3 |
| PE5 | I/O | 5T | TSC_G7_IO4, TMR3_CH3 | - | - | - | 4 |
| PE6 | I/O | 5T | TMR3_CH4 | WKUP3, RTC_TAMP3 | - | - | 5 |
| VBAT | P | - | Backup power supply | | 1 | 1 | 6 |
| PC13 | I/O | STD | - | WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT | 2 | 2 | 7 |
| PC14-OSC32_IN (PC14) | I/O | STD | - | OSC32_IN | 3 | 3 | 8 |
| PC15-OSC32_OUT (PC15) | I/O | STD | - | OSC32_OUT | 4 | 4 | 9 |
| PF9 | I/O | 5T | TMR15_CH1, USART6_TX | - | - | - | 10 |
| PF10 | I/O | 5T | TMR15_CH2, USART6_RX | - | - | - | 11 |
| PF0-OSC_IN (PF0) | I/O | 5T | CRS_SYNC, I2C1_SDA | OSC_IN | 5 | 5 | 12 |
| PF1-OSC_OUT (PF1) | I/O | 5T | I2C1_SCL | OSC_OUT | 6 | 6 | 13 |
| NRST | I/O | RST | - | - | 7 | 7 | 14 |
| PC0 | I/O | STD A | EVENTOUT, USART6_TX, USART7_TX | ADC_IN10 | - | 8 | 15 |
| PC1 | I/O | STD A | EVENTOUT, USART6_RX, USART7_RX | ADC_IN11 | - | 9 | 16 |
| PC2 | I/O | STD A | SPI2_MISO, I2S2_MCK, EVENTOUT, USART8_TX | ADC_IN12 | - | 10 | 17 |

| Name (Function after reset) | Type | Structur e | Default multiplexing function | Additional function | LQFP48 /QFN48 | LQFP 64 | LQFP 100 |
|-----------------------------------|------|---------------|--|--|------------------|------------|-------------|
| PC3 | I/O | STDA | SPI2_MOSI, I2S2_SD, EVENTOUT, USART8_RX | ADC_IN13 | - | 11 | 18 |
| PF2 | I/O | 5T | EVENTOUT, USART7_TX, USART7_CK_RTS | WKUP8 | 8 | 12 | 19 |
| VSSA | P | - | Analog ground | | | - | - |
| VDDA | P | - | Analog power supply | | | - | - |
| PF3 | I/O | 5T | EVENTOUT, USART7_RX, USART6_CK_RTS | - | 9 | 13 | 22 |
| PA0 | I/O | STDA | USART2_CTS, TMR2_CH1_ETR, COMP1_OUT, TSC_G1_IO1, USART4_TX | RTC_TAMP2, WKUP1, ADC_IN0, COMP1_INM6 | 10 | 14 | 23 |
| PA1 | I/O | STDA | USART2_RTS, TMR2_CH2, TMR15_CH1N, TSC_G1_IO2, USART4_RX, EVENTOUT | ADC_IN1, COMP1_INP | 11 | 15 | 24 |
| PA2 | I/O | STDA | USART2_TX, COMP2_OUT, TMR2_CH3, TMR15_CH1, TSC_G1_IO3 | ADC_IN2, COMP2_INM6, WKUP4 | 12 | 16 | 25 |
| PA3 | I/O | STDA | USART2_RX, TMR2_CH4, TMR15_CH2, TSC_G1_IO4 | ADC_IN3, COMP2_INP | 13 | 17 | 26 |
| VSS | P | - | Ground | | | - | 18 |
| VDD | P | - | Digital power supply | | | - | 19 |
| PA4 | I/O | STDA | SPI1_NSS, I2S1_WS, TMR14_CH1, TSC_G2_IO1, USART2_CK, USART6_TX | COMP1_INM4, COMP2_INM4, ADC_IN4, DAC_OUT1 | 14 | 20 | 29 |

| Name (Function after reset) | Type | Structur e | Default multiplexing function | Additional function | LQFP48 /QFN48 | LQFP 64 | LQFP 100 |
|-----------------------------------|------|---------------|--|--|------------------|------------|-------------|
| PA5 | I/O | STDA | SPI1_SCK, I2S1_CK, CEC, TMR2_CH1_ETR, TSC_G2_IO2, USART6_RX | COMP1_INM5, COMP2_INM5, ADC_IN5, DAC_OUT2 | 15 | 21 | 30 |
| PA6 | I/O | STDA | SPI1_MISO, I2S1_MCK, TMR3_CH1, TMR1_BKIN, TMR16_CH1, COMP1_OUT, TSC_G2_IO3, EVENTOUT, USART3_CTS | ADC_IN6 | 16 | 22 | 31 |
| PA7 | I/O | STDA | SPI1_MOSI, I2S1_SD, TMR3_CH2, TMR14_CH1, TMR1_CH1N, TMR17_CH1, COMP2_OUT, TSC_G2_IO4, EVENTOUT | ADC_IN7 | 17 | 23 | 32 |
| PC4 | I/O | STDA | EVENTOUT, USART3_TX | ADC_IN14 | - | 24 | 33 |
| PC5 | I/O | STDA | TSC_G3_IO1, USART3_RX | ADC_IN15, WKUP5 | - | 25 | 34 |
| PB0 | I/O | STDA | TMR3_CH3, TMR1_CH2N, TSC_G3_IO2, EVENTOUT, USART3_CK | ADC_IN8 | 18 | 26 | 35 |
| PB1 | I/O | STDA | TMR3_CH4, USART3_RTS TMR14_CH1, TMR1_CH3N, TSC_G3_IO3 | ADC_IN9 | 19 | 27 | 36 |
| PB2 | I/O | 5T | TSC_G3_IO4 | - | 20 | 28 | 37 |
| PE7 | I/O | 5T | TMR1_ETR, USART5_CK_RTS | - | - | - | 38 |

| Name (Function after reset) | Type | Structur e | Default multiplexing function | Additional function | LQFP48 /QFN48 | LQFP 64 | LQFP 100 |
|-----------------------------------|------|---------------|---|---------------------|------------------|------------|-------------|
| PE8 | I/O | 5T | TMR1_CH1N, USART4_TX | - | - | - | 39 |
| PE9 | I/O | 5T | TMR1_CH1, USART4_RX | - | - | - | 40 |
| PE10 | I/O | 5T | TMR1_CH2N, USART5_TX | - | - | - | 41 |
| PE11 | I/O | 5T | TMR1_CH2, USART5_RX | - | - | - | 42 |
| PE12 | I/O | 5T | SPI1_NSS, I2S1_WS, TMR1_CH3N | - | - | - | 43 |
| PE13 | I/O | 5T | SPI1_SCK, I2S1_CK, TMR1_CH3 | - | - | - | 44 |
| PE14 | I/O | 5T | SPI1_MISO, I2S1_MCK, TMR1_CH4 | - | - | - | 45 |
| PE15 | I/O | 5T | SPI1_MOSI, I2S1_SD, TMR1_BKIN | - | - | - | 46 |
| PB10 | I/O | 5T | SPI2_SCK, I2S2_CK, I2C2_SCL, USART3_TX, CEC, TSC_SYNC, TMR2_CH3 | - | 21 | 29 | 47 |
| PB11 | I/O | 5T | USART3_RX, TMR2_CH4, EVENTOUT, TSC_G6_IO1, I2C2_SDA | - | 22 | 30 | 48 |
| VSS | P | - | Ground | | 23 | 31 | 49 |
| VDD | P | - | Digital power supply | | 24 | 32 | 50 |
| PB12 | I/O | 5T | TMR1_BKIN, TMR15_BKIN, SPI2_NSS, I2S2_WS, USART3_CK, TSC_G6_IO2, EVENTOUT | - | 25 | 33 | 51 |

| Name (Function after reset) | Type | Structur e | Default multiplexing function | Additional function | LQFP48 /QFN48 | LQFP 64 | LQFP 100 |
|-----------------------------------|------|---------------|--|---------------------|------------------|------------|-------------|
| PB13 | I/O | 5Tf | SPI2_SCK, I2S2_CK, I2C2_SCL, USART3_CTS TMR1_CH1N, TSC_G6_IO3 | - | 26 | 34 | 52 |
| PB14 | I/O | 5Tf | SPI2_MISO, I2S2_MCK, I2C2_SDA, USART3_RTS TMR1_CH2N, TMR15_CH1, TSC_G6_IO4 | - | 27 | 35 | 53 |
| PB15 | I/O | 5T | SPI2_MOSI, I2S2_SD, TMR1_CH3N, TMR15_CH1N TMR15_CH2 | WKUP7, RTC_REFIN | 28 | 36 | 54 |
| PD8 | I/O | 5T | USART3_TX | - | - | - | 55 |
| PD9 | I/O | 5T | USART3_RX | - | - | - | 56 |
| PD10 | I/O | 5T | USART3_CK | - | - | - | 57 |
| PD11 | I/O | 5T | USART3_CTS | - | - | - | 58 |
| PD12 | I/O | 5T | USART3_RTS TSC_G8_IO1, USART8_CK_RTS | - | - | - | 59 |
| PD13 | I/O | 5T | TSC_G8_IO2, USART8_TX | - | - | - | 60 |
| PD14 | I/O | 5T | TSC_G8_IO3, USART8_RX | - | - | - | 61 |
| PD15 | I/O | 5T | TSC_G8_IO4, CRS_SYNC, USART7_CK_RTS | - | - | - | 62 |
| PC6 | I/O | 5T | TMR3_CH1, USART7_TX | - | - | 37 | 63 |
| PC7 | I/O | 5T | TMR3_CH2, USART7_RX | - | - | 38 | 64 |
| PC8 | I/O | 5T | TMR3_CH3, USART8_TX | - | - | 39 | 65 |
| PC9 | I/O | 5T | TMR3_CH4, USART8_RX | - | - | 40 | 66 |

| Name (Function after reset) | Type | Structur e | Default multiplexing function | Additional function | LQFP48 /QFN48 | LQFP 64 | LQFP 100 |
|-----------------------------------|------|---------------|---|---------------------|------------------|------------|-------------|
| PA8 | I/O | 5T | USART1_CK, TMR1_CH1, EVENTOUT, MCO, CRS_SYNC | - | 29 | 41 | 67 |
| PA9 | I/O | 5T | USART1_TX, TMR1_CH2, TMR15_BKIN, TSC_G4_IO1, MCO, I2C1_SCL | - | 30 | 42 | 68 |
| PA10 | I/O | 5T | USART1_RX, TMR1_CH3, TMR17_BKIN, TSC_G4_IO2, I2C1_SDA | - | 31 | 43 | 69 |
| PA11 | I/O | 5T | CAN_RX, USART1_CTS, TMR1_CH4, COMP1_OUT, TSC_G4_IO3, EVENTOUT, I2C2_SCL | - | 32 | 44 | 70 |
| PA12 | I/O | 5T | CAN_TX, USART1_RTS TMR1_ETR, COMP2_OUT, TSC_G4_IO4, EVENTOUT, I2C2_SDA | - | 33 | 45 | 71 |
| PA13 | I/O | 5T | IR_OUT, SWDIO | - | 34 | 46 | 72 |
| PF6 | I/O | 5T | - | - | - | - | 73 |
| VSS | P | - | Ground | | 35 | 47 | 74 |
| V _{DDIO2} | P | - | Digital power supply | | 36 | 48 | 75 |
| PA14 | I/O | 5T | USART2_TX, SWCLK | - | 37 | 49 | 76 |
| PA15 | I/O | 5T | SPI1_NSS, I2S1_WS, USART2_RX, USART4_RTS, | - | 38 | 50 | 77 |

| Name (Function after reset) | Type | Structur e | Default multiplexing function | Additional function | LQFP48 /QFN48 | LQFP 64 | LQFP 100 |
|-----------------------------------|------|---------------|--|---------------------|------------------|------------|-------------|
| | | | TMR2_CH1_ETR, EVENTOUT | | | | |
| PC10 | I/O | 5T | USART3_TX, USART4_TX | - | - | 51 | 78 |
| PC11 | I/O | 5T | USART3_RX, USART4_RX | - | - | 52 | 79 |
| PC12 | I/O | 5T | USART3_CK, USART4_CK, USART5_TX | - | - | 53 | 80 |
| PD0 | I/O | 5T | SPI2_NSS, I2S2_WS, CAN_RX | - | - | - | 81 |
| PD1 | I/O | 5T | SPI2_SCK, I2S2_CK, CAN_TX | - | - | - | 82 |
| PD2 | I/O | 5T | USART3_RTS TMR3_ETR, USART5_RX | - | - | 54 | 83 |
| PD3 | I/O | 5T | SPI2_MISO, I2S2_MCK, USART2_CTS | - | - | - | 84 |
| PD4 | I/O | 5T | SPI2_MOSI, I2S2_SD, USART2_RTS | - | - | - | 85 |
| PD5 | I/O | 5T | USART2_TX | - | - | - | 86 |
| PD6 | I/O | 5T | USART2_RX | - | - | - | 87 |
| PD7 | I/O | 5T | USART2_CK | - | - | - | 88 |
| PB3 | I/O | 5T | SPI1_SCK, I2S1_CK, TMR2_CH2, TSC_G5_IO1, EVENTOUT, USART5_TX | - | 39 | 55 | 89 |
| PB4 | I/O | 5T | SPI1_MISO, I2S1_MCK, TMR17_BKIN, TMR3_CH1, TSC_G5_IO2, EVENTOUT, USART5_RX | - | 40 | 56 | 90 |

| Name (Function after reset) | Type | Structur e | Default multiplexing function | Additional function | LQFP48 /QFN48 | LQFP 64 | LQFP 100 |
|-----------------------------------|------|---------------|---|---------------------|------------------|------------|-------------|
| PB5 | I/O | 5T | SPI1_MOSI, I2S1_SD, I2C1_SMBA, TMR16_BKIN, TMR3_CH2, USART5_CK_RTS | WKUP6 | 41 | 57 | 91 |
| PB6 | I/O | 5Tf | I2C1_SCL, USART1_TX, TMR16_CH1N TSC_G5_IO3 | - | 42 | 58 | 92 |
| PB7 | I/O | 5Tf | I2C1_SDA, USART1_RX, USART4_CTS TMR17_CH1N TSC_G5_IO4 | - | 43 | 59 | 93 |
| PF11-BOOT0 | I | B | - | Startup selection | 44 | 60 | 94 |
| PB8 | I/O | 5Tf | I2C1_SCL, CEC, TMR16_CH1, TSC_SYNC, CAN_RX | - | 45 | 61 | 95 |
| PB9 | I/O | 5Tf | SPI2_NSS, I2S2_WS, I2C1_SDA, IR_OUT,TMR17_CH1EVENTO UT, CAN_TX | - | 46 | 62 | 96 |
| PE0 | I/O | 5T | EVENTOUT, TMR16_CH1 | - | - | - | 97 |
| PE1 | I/O | 5T | EVENTOUT, TMR17_CH1 | - | - | - | 98 |
| VSS | P | - | Ground | | 47 | 63 | 99 |
| V _{DD} | P | - | Digital power supply | | 48 | 64 | 100 |

Note:

- (1) PC13, PC14 and PC15 are powered through power switch. Since the switch only sinks limited current (3mA), the use of GPIO from PC13 to PC15 in output mode is limited:
 - The speed shall not exceed 2MHz when the heavy load is 30pF;
 - Not used for current source (eg. driving LED).
- (2) After reset, PA13 and PA14 are configured as SWDIO and SWCLK multiplexing functions, and the internal pull-up of SWDIO pin and the internal pull-down of SWCLK pin are activated.

3.3 GPIO Multiplexing Function Configuration

Table 4 GPIOA Multiplexing Function Configuration

| Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
|------|--------------------|------------|--------------|------------|------------|------------|----------|-----------|
| PA0 | — | USART2_CTS | TMR2_CH1_ETR | TSC_G1_IO1 | USART4_TX | — | — | COMP1_OUT |
| PA1 | EVENTOUT | USART2_RTS | TMR2_CH2 | TSC_G1_IO2 | USART4_RX | TMR15_CH1N | — | — |
| PA2 | TMR15_CH1 | USART2_TX | TMR2_CH3 | TSC_G1_IO3 | — | — | — | COMP2_OUT |
| PA3 | TMR15_CH2 | USART2_RX | TMR2_CH4 | TSC_G1_IO4 | — | — | — | — |
| PA4 | SPI1_NSS,I2S1_WS | USART2_CK | — | TSC_G2_IO1 | TMR14_CH1 | USART6_TX | — | — |
| PA5 | SPI1_SCK,I2S1_CK | CEC | TMR2_CH1_ETR | TSC_G2_IO2 | — | USART6_RX | — | — |
| PA6 | SPI1_MISO,I2S1_MCK | TMR3_CH1 | TMR1_BKIN | TSC_G2_IO3 | USART3_CTS | TMR16_CH1 | EVENTOUT | COMP1_OUT |
| PA7 | SPI1_MOSI,I2S1_SD | TMR3_CH2 | TMR1_CH1N | TSC_G2_IO4 | TMR14_CH1 | TMR17_CH1 | EVENTOUT | COMP2_OUT |
| PA8 | MCO | USART1_CK | TMR1_CH1 | EVENTOUT | CRS_SYNC | — | — | — |
| PA9 | TMR15_BKIN | USART1_TX | TMR1_CH2 | TSC_G4_IO1 | I2C1_SCL | MCO | — | — |
| PA10 | TMR17_BKIN | USART1_RX | TMR1_CH3 | TSC_G4_IO2 | I2C1_SDA | — | — | — |
| PA11 | EVENTOUT | USART1_CTS | TMR1_CH4 | TSC_G4_IO3 | CAN_RX | I2C2_SCL | — | COMP1_OUT |
| PA12 | EVENTOUT | USART1_RTS | TMR1_ETR | TSC_G4_IO4 | CAN_TX | I2C2_SDA | — | COMP2_OUT |
| PA13 | SWDIO | IR_OUT | — | — | — | — | — | — |
| PA14 | SWCLK | USART2_TX | — | — | — | — | — | — |
| PA15 | SPI1_NSS,I2S1_WS | USART2_RX | TMR2_CH1_ETR | EVENTOUT | USART4_RTS | — | — | — |

Table 5 GPIOB Multiplexing Function Configuration

| Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 |
|------|--------------------|-----------|------------|------------|---------------|------------------|
| PB0 | EVENTOUT | TMR3_CH3 | TMR1_CH2N | TSC_G3_IO2 | USART3_CK | — |
| PB1 | TMR14_CH1 | TMR3_CH4 | TMR1_CH3N | TSC_G3_IO3 | USART3_RTS | — |
| PB2 | — | — | — | TSC_G3_IO4 | — | — |
| PB3 | SPI1_SCK,I2S1_CK | EVENTOUT | TMR2_CH2 | TSC_G5_IO1 | USART5_TX | — |
| PB4 | SPI1_MISO,I2S1_MCK | TMR3_CH1 | EVENTOUT | TSC_G5_IO2 | USART5_RX | TMR17_BKIN |
| PB5 | SPI1_MOSI,I2S1_SD | TMR3_CH2 | TMR16_BKIN | I2C1_SMBA | USART5_CK_RTS | — |
| PB6 | USART1_TX | I2C1_SCL | TMR16_CH1N | TSC_G5_IO3 | — | — |
| PB7 | USART1_RX | I2C1_SDA | TMR17_CH1N | TSC_G5_IO4 | USART4_CTS | — |
| PB8 | CEC | I2C1_SCL | TMR16_CH1 | TSC_SYNC | CAN_RX | — |
| PB9 | IR_OUT | I2C1_SDA | TMR17_CH1 | EVENTOUT | CAN_TX | SPI2_NSS,I2S2_WS |
| PB10 | CEC | I2C2_SCL | TMR2_CH3 | TSC_SYNC | USART3_TX | SPI2_SCK,I2S2_CK |
| PB11 | EVENTOUT | I2C2_SDA | TMR2_CH4 | TSC_G6_IO1 | USART3_RX | — |
| PB12 | SPI2_NSS,I2S2_WS | EVENTOUT | TMR1_BKIN | TSC_G6_IO2 | USART3_CK | TMR15_BKIN |
| PB13 | SPI2_SCK,I2S2_CK | — | TMR1_CH1N | TSC_G6_IO3 | USART3_CTS | I2C2_SCL |
| PB14 | SPI2_MISO,I2S2_MCK | TMR15_CH1 | TMR1_CH2N | TSC_G6_IO4 | USART3_RTS | I2C2_SDA |
| PB15 | SPI2_MOSI,I2S2_SD | TMR15_CH2 | TMR1_CH3N | TMR15_CH1N | — | — |

Table 6 GPIOC Multiplexing Function Configuration

| Name | AF0 | AF1 | AF2 |
|------|------------|--------------------|-----------|
| PC0 | EVENTOUT | USART7_TX | USART6_TX |
| PC1 | EVENTOUT | USART7_RX | USART6_RX |
| PC2 | EVENTOUT | SPI2_MISO,I2S2_MCK | USART8_TX |
| PC3 | EVENTOUT | SPI2_MOSI,I2S2_SD | USART8_RX |
| PC4 | EVENTOUT | USART3_TX | — |
| PC5 | TSC_G3_IO1 | USART3_RX | — |
| PC6 | TMR3_CH1 | USART7_TX | — |
| PC7 | TMR3_CH2 | USART7_RX | — |
| PC8 | TMR3_CH3 | USART8_TX | — |
| PC9 | TMR3_CH4 | USART8_RX | — |
| PC10 | USART4_TX | USART3_TX | — |
| PC11 | USART4_RX | USART3_RX | — |
| PC12 | USART4_CK | USART3_CK | USART5_TX |
| PC13 | — | — | — |
| PC14 | — | — | — |
| PC15 | — | — | — |

Table 7 GPIOD Multiplexing Function Configuration

| Name | AF0 | AF1 | AF2 |
|------|------------|--------------------|---------------|
| PD0 | CAN_RX | SPI2_NSS,I2S2_WS | — |
| PD1 | CAN_TX | SPI2_SCK,I2S2_CK | — |
| PD2 | TMR3_ETR | USART3_RTS | USART5_RX |
| PD3 | USART2_CTS | SPI2_MISO,I2S2_MCK | — |
| PD4 | USART2_RTS | SPI2_MOSI,I2S2_SD | — |
| PD5 | USART2_TX | — | — |
| PD6 | USART2_RX | — | — |
| PD7 | USART2_CK | — | — |
| PD8 | USART3_TX | — | — |
| PD9 | USART3_RX | — | — |
| PD10 | USART3_CK | — | — |
| PD11 | USART3_CTS | — | — |
| PD12 | USART3_RTS | TSC_G8_IO1 | USART8_CK_RTS |
| PD13 | USART8_TX | TSC_G8_IO2 | — |
| PD14 | USART8_RX | TSC_G8_IO3 | — |
| PD15 | CRS_SYNC | TSC_G8_IO4 | USART7_CK_RTS |

Table 8 GPIOE Multiplexing Function Configuration

| Name | AF0 | AF1 |
|------|-----------|--------------------|
| PE0 | TMR16_CH1 | EVENTOUT |
| PE1 | TMR17_CH1 | EVENTOUT |
| PE2 | TMR3_ETR | TSC_G7_IO1 |
| PE3 | TMR3_CH1 | TSC_G7_IO2 |
| PE4 | TMR3_CH2 | TSC_G7_IO3 |
| PE5 | TMR3_CH3 | TSC_G7_IO4 |
| PE6 | TMR3_CH4 | - |
| PE7 | TMR1_ETR | USART5_CK_RTS |
| PE8 | TMR1_CH1N | USART4_TX |
| PE9 | TMR1_CH1 | USART4_RX |
| PE10 | TMR1_CH2N | USART5_TX |
| PE11 | TMR1_CH2 | USART5_RX |
| PE12 | TMR1_CH3N | SPI1_NSS,I2S1_WS |
| PE13 | TMR1_CH3 | SPI1_SCK,I2S1_CK |
| PE14 | TMR1_CH4 | SPI1_MISO,I2S1_MCK |
| PE15 | TMR1_BKIN | SPI1_MOSI,I2S1_SD |

Table 9 GPIOF Multiplexing Function Configuration

| Name | AF0 | AF1 | AF2 |
|------|-----------|-----------|---------------|
| PF0 | CRS_SYNC | I2C1_SDA | - |
| PF1 | - | I2C1_SCL | - |
| PF2 | EVENTOUT | USART7_TX | USART7_CK_RTS |
| PF3 | EVENTOUT | USART7_RX | USART6_CK_RTS |
| PF6 | - | - | - |
| PF9 | TMR15_CH1 | USART6_TX | - |
| PF10 | TMR15_CH2 | USART6_RX | - |


4 Functional description

This chapter mainly introduces the system architecture, interrupt, on-chip memory, clock, power supply and peripheral features of APM32F091xBxC series products; for information about the Arm® Cortex®-M0+ core, please refer to the Arm® Cortex®-M0+ technical reference manual, which can be downloaded from ARM's website.

4.1 System architecture

4.1.1 System Block Diagram

Figure 5 APM32F091xBxC System Block Diagram



4.1.2 Address mapping

Table 10 APM32F091xBxC Storage Mapping Table

| Region | Start address | Peripheral Name |
|---------|---------------|-------------------|
| Code | 0x0000 0000 | Code mapping area |
| Code | 0x0004 0000 | Reserved |
| Code | 0x0800 0000 | Main memory area |
| Code | 0x0804 0000 | Reserved |
| Code | 0x1FFF D800 | BootLoader |
| Code | 0x1FFF F800 | Option byte |
| Code | 0x1FFF FC00 | Reserved |
| SRAM | 0x2000 0000 | SRAM |
| — | 0x2000 8000 | Reserved |
| APB bus | 0x4000 0000 | TMR2 |
| APB bus | 0x4000 0400 | TMR3 |
| APB bus | 0x4000 0800 | Reserved |
| APB bus | 0x4000 1000 | TMR6 |
| APB bus | 0x4000 1400 | TMR7 |
| APB bus | 0x4000 1800 | Reserved |
| APB bus | 0x4000 2000 | TMR14 |
| APB bus | 0x4000 2400 | Reserved |
| APB bus | 0x4000 2800 | RTC |
| APB bus | 0x4000 2C00 | WWDT |
| APB bus | 0x4000 3000 | IWDT |
| APB bus | 0x4000 3400 | Reserved |
| APB bus | 0x4000 3800 | SPI2/I2S2 |
| APB bus | 0x4000 3C00 | Reserved |
| APB bus | 0x4000 4400 | USART2 |
| APB bus | 0x4000 4800 | USART3 |
| APB bus | 0x4000 4C00 | USART4 |
| APB bus | 0x4000 5000 | USART5 |
| APB bus | 0x4000 5400 | I2C1 |
| APB bus | 0x4000 5800 | I2C2 |
| APB bus | 0x4000 5C00 | Reserved |
| APB bus | 0x4000 6000 | CAN RAM |
| APB bus | 0x4000 6100 | Reserved |
| APB bus | 0x4000 6400 | CAN |
| APB bus | 0x4000 6800 | Reserved |
| APB bus | 0x4000 6C00 | CRS |
| APB bus | 0x4000 7000 | PMU |
| APB bus | 0x4000 7400 | DAC |
| APB bus | 0x4000 7800 | CEC |

| Region | Start address | Peripheral Name |
|----------|---------------|-----------------|
| APB bus | 0x4000 7C00 | Reserved |
| — | 0x4000 8000 | Reserved |
| APB bus | 0x4001 0000 | SYSCFG+COMP |
| APB bus | 0x4001 0400 | EINT |
| APB bus | 0x4001 0800 | Reserved |
| APB bus | 0x4001 1400 | USART6 |
| APB bus | 0x4001 1800 | USART7 |
| APB bus | 0x4001 1C00 | USART8 |
| APB bus | 0x4001 2000 | Reserved |
| APB bus | 0x4001 2400 | ADC |
| APB bus | 0x4001 2800 | Reserved |
| APB bus | 0x4001 2C00 | TMR1 |
| APB bus | 0x4001 3000 | SPI1/I2S1 |
| APB bus | 0x4001 3400 | Reserved |
| APB bus | 0x4001 3800 | USART1 |
| APB bus | 0x4001 3C00 | Reserved |
| APB bus | 0x4001 4000 | TMR15 |
| APB bus | 0x4001 4400 | TMR16 |
| APB bus | 0x4001 4800 | TMR17 |
| APB bus | 0x4001 4C00 | Reserved |
| APB bus | 0x4001 5800 | DBGMCU |
| APB bus | 0x4001 5C00 | Reserved |
| — | 0x4001 8000 | Reserved |
| AHB1 bus | 0x4002 0000 | DMA |
| AHB1 bus | 0x4002 0400 | Reserved |
| AHB1 bus | 0x4002 1000 | RCM |
| AHB1 bus | 0x4002 1400 | Reserved |
| AHB1 bus | 0x4002 2000 | Flash interface |
| AHB1 bus | 0x4002 2400 | Reserved |
| AHB1 bus | 0x4002 3000 | CRC |
| AHB1 bus | 0x4002 3400 | Reserved |
| AHB1 bus | 0x4002 4000 | TSC |
| — | 0x4002 4400 | Reserved |
| AHB2 bus | 0x4800 0000 | GPIOA |
| AHB2 bus | 0x4800 0400 | GPIOB |
| AHB2 bus | 0x4800 0800 | GPIOC |
| AHB2 bus | 0x4800 0C00 | GPIOD |
| AHB2 bus | 0x4800 1000 | GPIOE |
| AHB2 bus | 0x4800 1400 | GPIOF |
| — | 0x4800 1800 | Reserved |

| Region | Start address | Peripheral Name |
|--------|---------------|-----------------|
| Core | 0xE000 E010 | STK |
| Core | 0xE000 E100 | NVIC |
| Core | 0xE000 ED00 | SCB |
| — | 0xE010 0000 | Reserved |

4.1.3 Startup configuration

At startup, the user can select one of the following three startup modes by setting the high and low levels of the Boot pin or configuring nBOOT bits:

- Startup from main memory
- Startup from BootLoader
- Startup from built-in SRAM

The user can use USART or I2C interface to reprogram the user Flash if boot from BootLoader.

4.2 Core

The core of APM32F091xBxC is Arm® Cortex®-M0+. Based on this platform, the development cost is low and the power consumption is low. It can provide excellent computing performance and advanced system interrupt response, and is compatible with all ARM tools and software.

4.3 Interrupt controller

4.3.1 Nested Vector Interrupt Controller (NVIC)

It embeds a nested vectored interrupt controller (NVIC) able to handle up to 32 maskable interrupt channels (not including 16 interrupt lines of Cortex-M3) and 4 priority levels. The interrupt vector entry address can be directly transmitted to the core, so that the interrupt response processing with low delay can give priority to the late higher priority interrupt.

4.3.2 External Interrupt/Event Controller (EINT)

The external interrupt/event controller consists of 32 edge detectors, and each detector includes edge detection circuit and interrupt/event request generation circuit; each detector can be configured as rising edge trigger, falling edge trigger or both and can be masked independently. Up to 88 GPIOs can be connected to the 16 external interrupt lines.

4.4 On-chip memory

On-chip memory includes main memory area, SRAM and information block; the information block includes system memory area and option byte; the system memory area stores BootLoader, 96-bit unique device ID and capacity information of main memory area; the system memory area has been written into the program and cannot be erased.


Table 11 On-chip Memory Area

| Memory | Maximum capacity | Function |
|--------------------|------------------|--|
| Main memory area | 256 KB | Store user programs and data. |
| SRAM | 32 KB | CPU can access at 0 waiting cycle (read/write). |
| System memory area | 8KB | Store BootLoader, 96-bit unique device ID, and main memory area capacity information |
| Option byte | 16Bytes | Configure main memory area read-write protection and MCU working mode |

4.5 Clock

Clock tree of APM32F091xBxC is shown in the figure below:

Figure 6 APM32F091xBxC Clock Tree



4.5.1 Clock source

Clock source is divided into high-speed clock and low-speed clock according to the speed; the high-speed clock includes HSICLK48, HSICLK14, HSICLK and HSECLK, and the low-speed clock includes LSECLK and LSICLK; clock source is divided into internal clock and external clock according to the chip inside/outside; the internal clock includes HSICLK48, HSICLK14, HSICLK and LSICLK, and the external clock includes HSECLK and LSECLK, among which HSICLK48, HSICLK14 and HSICLK are calibrated by the factory.

4.5.2 System clock

HSICLK, HSICLK48, PLLCLK and HSECLK can be selected as system clock; the clock source

of PLLCLK can be one of HSICLK, HSICLK48 and HSECLK; the required system clock can be obtained by configuring PLL clock multiplier factor and frequency division factor.

When the product is reset and started, HSICLK is selected as the system clock by default, and then the user can choose one of the above clock sources as the system clock by himself. When HSECLK failure is detected, the system will automatically switch to the HSICLK, and if an interrupt is enabled, the software can receive the related interrupt.

4.5.3 Bus clock

AHB, APB1 and APB2 are built in. The clock source of AHB is SYSCLK and the clock source of APB1 and APB2 is AHB_CLK; the required clock frequency can be obtained by configuring the frequency division factor.

4.5.4 CRS

Clock Recovery System (CRS) is an embedded module for automatic calibration of 48MHz internal oscillator. The automatic calibration is based on external synchronization signals. Calibration can be completed faster at startup by combining automatic and manual operation.

4.6 Reset and power management

4.6.1 Power supply scheme

Table 12 Power Supply Scheme

| Name | Voltage range | Instruction |
|--------------------|-------------------|--|
| V_{DD}/V_{DDIO1} | 2.0~3.6V | I/Os (see pin distribution diagram for specific IO) and internal voltage regulator are powered through V_{DD} pin. |
| V_{DDIO2} | 1.65-3.6V | I/Os (see pin distribution diagram for specific IO) are powered through V_{DDIO2} pin. |
| V_{DDA} | $V_{DD}\sim 3.6V$ | The V_{DDA} supplies power to the ADC, reset module, RC oscillator and PLL, and the voltage level of V_{DDA} must always be greater than or equal to the voltage level of V_{DD} , which should be given priority. |
| V_{BAT} | 1.65-3.6V | When V_{DD} is powered off, RTC, external 32KHz oscillator and backup register are supplied through V_{BAT} pin. |

4.6.2 Voltage regulator

Table 13 Regulator Operating Mode

| Name | Instruction |
|----------------------|--|
| Master mode (MR) | Used in run mode |
| Low-power mode (LPR) | Used in stop mode |
| Power-down mode | Used in standby mode, when the voltage regulator has high impedance output, the core circuit is powered down, the power consumption of the voltage regulator is zero, and all data of registers and SRAM will be lost. |

Note: The voltage regulator is always in working state after reset, and outputs with high impedance in power-down mode.

4.6.3 Power supply voltage monitor

Power-on reset (POR) and power-down reset (PDR) circuits are integrated inside the product. These two circuits are always in working condition. When the power-down reset circuit monitors that the power supply voltage is lower than the specified threshold value ($V_{POR/PDR}$), even if the external reset circuit is used, the system will remain reset.

The product has a built-in programmable voltage regulator (PVD) that can monitor V_{DD} and compare it with V_{PVD} threshold. When V_{DD} is outside the V_{PVD} threshold range and the interrupt is enabled, the MCU can be set to a safe state through the interrupt service program.

4.7 Low-power mode

APM32F091xBxC supports three low-power modes, namely, sleep mode, stop mode and standby mode, and there are differences in power, wake-up time and wake-up mode among these three modes. The low-power mode can be selected according to the actual application requirements.

Table14 Low-power Mode

| Mode | Instruction |
|--------------|--|
| Sleep mode | The core stops working, all peripherals are working, and it can be woken up through interrupts/events |
| Stop mode | Under the condition that SRAM and register data are not lost, the stop mode can achieve the lowest power consumption; The clock of the internal 1.5V power supply module will stop, HSECLK crystal resonator, HSICLK and PLL will be prohibited, and the voltage regulator can be configured in normal mode or low power mode; Any external interrupt line can wake up MCU, and the external interrupt lines include one of the 16 external interrupt lines, PVD output, RTC, I2C1, USART1, USART2, USART3, analog comparator and CEC. |
| Standby mode | The power consumption in this mode is the lowest; Internal voltage regulator is turned off, all 1.5V power supply modules are powered off, HSECLK crystal resonator, HSICLK and PLL clocks are turned off, SRAM and register data disappear, RTC area and backup register contents remain, and standby circuit still works; The external reset signal on NRST, IWDT reset, rising edge on WKUP pin or RTC event will wake MCU out of standby mode. |

4.8 DMA

2 built-in DMAs; DMA1 supports 7 channels and DMA2 supports 5 channels. Each channel supports multiple DMA requests, but only one DMA request is allowed to enter the DMA channel at the same time. The peripherals supporting DMA requests are ADC, SPI, USART, I2C, and TMRx. Four levels of DMA channel priority can be configured. Data transmission of "Memory → Memory, Memory → Peripheral, Peripheral → Memory" can be supported (memory includes Flash and SRAM).

4.9 GPIO

GPIO can be configured as general input, general output, multiplexing function and analog input and output. The general input can be configured as floating input, pull-up input and pull-down input; the general output can be configured as push-pull output and open-drain output; the multiplexing function can be used for digital peripherals; and the analog input and output can be used for analog peripherals and low-power mode; the enable and disable pull-up/pull-down resistor can be configured; the speed of 2MHz, 10MHz and 50MHz can be configured; the higher the speed is, the greater the power and the noise will be.

4.10 Communication peripherals

4.10.1 USART

Up to 8 general-purpose synchronous/asynchronous transmitter receivers are embedded in the chip, and the communication rate can support 6Mbit/s at most. All USART interfaces can be provided by DMA controller. The functions of USART interfaces are shown in the following table.

Table 15 USART Function Differences

| USART mode/function | USART1/2/3 | USART4 | USART5/6/7/8 |
|--|------------|--------|--------------|
| Hardware flow control of modem | √ | √ | - |
| Multi-buffer communication (DMA) | √ | √ | √ |
| Multi-processor communication | √ | √ | √ |
| Synchronous mode | √ | √ | √ |
| Half duplex (single-line mode) | √ | √ | √ |
| Smart card mode | √ | - | - |
| IrDASIR codec module | √ | - | - |
| LIN mode | √ | - | - |
| Dual clock domain and wake-up from stop mode | √ | - | - |
| Receiver timeout interrupt | √ | - | - |
| Modbus communication | √ | - | - |
| Automatic baud rate detection | √ | - | - |
| Drive enable | √ | √ | √ |

Note: √ = support.

4.10.2 I2C

I2C1/2 can work in master mode and slave mode, and supports 7-bit and 10-bit addressing modes. I2C1/2 supports standard mode (up to 100kbit/s) or fast mode (up to 400kbit/s). In addition, I2C1 has built-in programmable analog and digital noise filters, and also supports ultra-

fast mode (up to 1 Mbit/s).

In addition, I2C1 also provides hardware support for SMBus 2.0 and PMBus 1.1: ARP function, master notification protocol, hardware CRC(PEC) generation/verification, timeout verification and alarm protocol management.

I2C supports DMA function.

4.10.3 SPI/I2S

2 built-in SPIs, support full duplex and half duplex communication in master mode and slave mode, can use DMA controller, and can configure 4~16 bits per frame, and communicate at a rate of up to 18Mbit/s.

2 built-in I2S (multiplexed with SPI), support half duplex communication in master mode and slave mode, support synchronous transmission, and can be configured with 16-bit, 24-bit and 32-bit data transfer with 16-bit or 32-bit resolution. The configurable range of audio sampling rate is 8kHz~48kHz; when one or two I2S interfaces are configured as the master mode, the master clock can be output to external DAC or decoder (CODEC) at 256 times of sampling frequency.

4.10.4 CAN

A built-in CAN, conforming to CAN2.0A and CAN2.0B (active) specifications, the highest bit rate supporting 1Mbit/s, sending and receiving frame format supporting standard frame grid with 11-bit identifier and extended frame with 29-bit identifier, and allocating 256Bytes dedicated SRAM for sending and receiving data.

4.11 Analog peripherals

4.11.1 ADC

1 built-in ADC with 12-bit accuracy, up to 16 external channels and 3 internal channels for each ADC. The internal channels measure the temperature sensor voltage, reference voltage and V_{BAT} voltage respectively. It can be configured with the resolution, the sampling time is programmable, and it support self-calibration. The startup mode supports software trigger and hardware trigger. The conversion mode supports single conversion, continuous conversion and intermittent conversion, and the conversion channel selection supports single channel conversion and scanning conversion of a certain sequence of channels. It supports analog watchdog and DMA.

4.11.1.1 Temperature sensor

A temperature sensor is built in, which is internally connected with ADC_IN16 channel. The voltage generated by the sensor changes linearly with temperature, and the converted voltage value can be obtained by ADC and converted into temperature.

4.11.1.2 Internal reference voltage

Built-in reference voltage V_{REFINT} , internally connected to ADC_IN17 channel, which can be obtained through ADC; V_{REFINT} provides stable voltage output for ADC.

4.11.1.3 V_{BAT} Monitor

The built-in V_{BAT} monitor is internally connected to a 2-divider bridge, and V_{BAT}/2 is connected to ADC_IN18 channel, and can be obtained through ADC.

4.11.2 DAC

Two built-in 12-bit DACs, and each corresponding to an output channel, which can be configured in 8-bit and 12-bit modes, and the DMA function is supported. The waveform generation supports noise wave and triangle wave. The conversion mode supports independent or simultaneous conversion and the trigger mode supports external signal trigger and internal timer update trigger.

4.11.3 Comparator

Two built-in fast rail-to-rail comparators, the internal/external reference voltage, hysteresis, speed and support are programmable, and the output polarity support is configurable. The reference voltage can be selected from external I/O, DAC output pin, internal reference voltage (V_{REFINT}), and 1/4 or 1/2 or 3/4 of the internal reference voltage, which can generate interrupts, and support MCU entering sleep and stop modes by external interrupts.

4.11.4 Touch sensing controller

Built-in touch sensing controller can detect the change of capacitance, which can be applied to touch keys. When a finger touches a key, capacitance will be introduced, which will cause the capacitance change, so as to judge whether there is an eye-catching key. The touch sensing is compatible with slider, touch key, linear and rotary.

Up to 32 GPIOs support capacitance sensor function, which are divided into 8 groups. In practical application, each sampling capacitor occupies one GPIO port, so up to 24 capacitance sensor channels are supported. See the table below for specific pin distribution.

Table 16 Applicable Pin Distribution of Touch Sensors

| Group No. | Capacitance Sensor Signal Name | Pin name |
|-----------|--------------------------------|----------|
| G1 | TSC_G1_IO1 | PA0 |
| G1 | TSC_G1_IO2 | PA1 |
| G1 | TSC_G1_IO3 | PA2 |
| G1 | TSC_G1_IO4 | PA3 |
| — | | |
| G2 | TSC_G2_IO1 | PA4 |
| G2 | TSC_G2_IO2 | PA5 |
| G2 | TSC_G2_IO3 | PA6 |
| G2 | TSC_G2_IO4 | PA7 |
| — | | |
| G3 | TSC_G3_IO1 | PC5 |

| Group No. | Capacitance Sensor Signal Name | Pin name |
|------------------|---------------------------------------|-----------------|
| G3 | TSC_G3_IO2 | PB0 |
| G3 | TSC_G3_IO3 | PB1 |
| G3 | TSC_G3_IO4 | PB2 |
| — | | |
| G4 | TSC_G4_IO1 | PA9 |
| G4 | TSC_G4_IO2 | PA10 |
| G4 | TSC_G4_IO3 | PA11 |
| G4 | TSC_G4_IO4 | PA12 |
| — | | |
| G5 | TSC_G5_IO1 | PB3 |
| G5 | TSC_G5_IO2 | PB4 |
| G5 | TSC_G4_IO3 | PB6 |
| G5 | TSC_G4_IO4 | PB7 |
| — | | |
| G6 | TSC_G6_IO1 | PB11 |
| G6 | TSC_G6_IO2 | PB12 |
| G6 | TSC_G6_IO3 | PB13 |
| G6 | TSC_G6_IO4 | PB14 |
| — | | |
| G7 | TSC_G7_IO1 | PE2 |
| G7 | TSC_G7_IO2 | PE3 |
| G7 | TSC_G7_IO3 | PE4 |
| G7 | TSC_G7_IO4 | PE5 |
| — | | |
| G8 | TSC_G8_IO1 | PD12 |
| G8 | TSC_G8_IO2 | PD13 |
| G8 | TSC_G8_IO3 | PD14 |
| G8 | TSC_G8_IO4 | PD15 |

Table 17 Number of Touch Sensor Channels Supported by Each Model in Practical Application

| Group No. | Number of Channels for Each Group of Capacitance Sensors | | |
|------------------|---|--------------------|--------------------|
| | APM32F091Vx | APM32F091Rx | APM32F091Cx |
| G1 | 3 | 3 | 3 |
| G2 | 3 | 3 | 3 |

| Group No. | Number of Channels for Each Group of Capacitance Sensors | | |
|---|--|-------------|-------------|
| | APM32F091Vx | APM32F091Rx | APM32F091Cx |
| G3 | 3 | 3 | 2 |
| G4 | 3 | 3 | 3 |
| G5 | 3 | 3 | 3 |
| G6 | 3 | 3 | 3 |
| G7 | 3 | 0 | 0 |
| G8 | 3 | 0 | 0 |
| Total Number of Capacitance Sensor Channels | 24 | 18 | 17 |

4.12 Timer

A built-in 16-bit advanced timer (TMR1), 6 general-purpose timers (TMR2/3/14/15/16/17), two basic timers (TMR6/7), an independent watchdog timer, a window watchdog timer and a system tick timer.

Watchdog timer can be used to detect whether the program is running normally.

The system tick timer is the peripheral of the core with automatic reloading function. When the counter is 0, it can generate a maskable system interrupt, which can be used for real-time operating system and general delay.

Table 18 Function Comparison between Advanced/General-purpose/Basic and System Tick Timers

| Timer type | System tick timer | Basic timer | | General-purpose timer | | | | | | Advanced timer | | |
|----------------------------|--|---------------------------------------|------|--|-----------|-----------|-----------|---------------------------------|--|----------------|--|--|
| Timer name | Sys Tick Timer | TMR6 | TMR7 | TM R2 | TMR 3 | TMR 14 | TMR 15 | TMR1 6 | TMR 17 | TMR1 | | |
| Counter resolution | 24 bits | 16 bits | | 32 bits | 16 bits | | | | 16 bits | | | |
| Counter type | Down | Up | | Up, down, up/down | | | | Up, down, up/down | | | | |
| Prescaler factor | - | Any integer between 1 and 65536 | | Any integer between 1 and 65536 | | | | Any integer between 1 and 65536 | | | | |
| General DMA request | - | OK | | OK | Not OK | OK | OK | OK | OK | | | |
| Capture/Comparison channel | - | - | | 4 | 1 | 2 | 1 | 1 | 4 | | | |
| Complementary outputs | - | No | | No | No | Yes | Yes | Yes | Yes | | | |
| Function Instruction | Special for real-time operating system | Used to generate DAC trigger signals. | | Synchronization or event chaining function provided Timers in debug mode can be frozen. | | | | | It has complementary PWM output with dead band insertion | | | |

| Timer type | System tick timer | Basic timer | General-purpose timer | Advanced timer |
|------------|---|--|---|---|
| | <p>Automatic reloading function supported</p> <p>When the counter is 0, it can generate a maskable system interrupt</p> <p>Can program the clock source</p> | <p>Can be used as a 16-bit general-purpose timebase counter.</p> | <p>Can be used to generate PWM output</p> <p>Except TMR14, each timer has independent DMA request mechanism.</p> <p>It can handle incremental encoder signals</p> | <p>When configured as a 16-bit standard timer, it has the same function as the TMRx timer.</p> <p>When configured as a 16-bit PWM generator, it has full modulation capability (0~100%).</p> <p>In debug mode, the timer can be frozen, and PWM output is disabled.</p> <p>Synchronization or event chaining function provided.</p> |

Table 19 Independent Watchdog and Window Watchdog Timers

| Name | Counter resolution | Counter type | Prescaler factor | Functional Description |
|----------------------|--------------------|--------------|-------------------------------|---|
| Independent watchdog | 12-bit | Down | Any integer between 1 and 256 | <p>The clock is provided by an internally independent RC oscillator of 40KHz, which is independent of the master clock, so it can run in stop and standby modes.</p> <p>The whole system can be reset in case of problems.</p> <p>It can provide timeout management for applications as a free-running timer.</p> <p>It can be configured as a software or hardware startup watchdog through option bytes.</p> <p>Timers in debug mode can be frozen.</p> |
| Window watchdog | 7-bit | Down | - | <p>Can be set for free running.</p> <p>The whole system can be reset in case of problems.</p> <p>Driven by the master clock, it has early interrupt warning function;</p> <p>Timers in debug mode can be frozen.</p> |

4.13 RTC

A built-in RTC with LSECLK signal input pins (OS32_IN, OS32_OUT), three TAMP input signal detection pins (RTC_TAMP1/2/3), one reference clock input signal (RTC_REFIN), one output timestamp event output pin (RTC_TS), and one signal output pin RTC_OUT (it can be configured as calibration signal output or alarm clock signal output).

The external crystal oscillator, resonator or oscillator, LSICLK and HSECLK/32 with external frequency of 32.768kHz can be selected as the clock source.

With calendar function, it can display sub-seconds, seconds, minutes, hours (12 or 24 hours format), weeks, dates, months and years. It supports alarm clock function, and can output the alarm clock signal for external use, and wake up from low power consumption mode. It can receive signals to wake up from low power consumption mode. In terms of accuracy, it supports daylight saving time compensation, month angel compensation and leap year days compensation. In terms of precision, the error caused by crystal oscillator can be repaired by RTC digital calibration function, and the accuracy of calendar can be improved by using a more accurate second source clock (50 or 60Hz).

4.14 CRC

A CRC (cyclic redundancy check) calculation unit is built in, which can generate CRC codes and operate 8-bit, 16-bit and 32-bit data.

5 Electrical characteristics

5.1 Test conditions of electrical characteristics

5.1.1 Maximum and minimum values

Unless otherwise specified, all products are tested on the production line at $T_A=25\text{ }^\circ\text{C}$. Its maximum and minimum values can support the worst environmental temperature, power supply voltage and clock frequency.

In the notes at the bottom of each table, it is stated that the data are obtained through comprehensive evaluation, design simulation or process characteristics and are not tested on the production line; on the basis of comprehensive evaluation, after passing the sample test, take the average value and add and subtract three times the standard deviation (average $\pm 3\Sigma$) to get the maximum and minimum values.

5.1.2 Typical values


Unless otherwise specified, typical data are measured based on $T_A=25\text{ }^\circ\text{C}$, $V_{DD}=V_{DDA}=3.3\text{V}$. These data are only used for design guidance.

5.1.3 Typical curve

Unless otherwise specified, typical curves will only be used for design guidance and will not be tested.

5.1.4 Power supply scheme

Figure 7 Power Supply Scheme



5.1.5 Load capacitance

Figure 8 Load conditions when measuring pin parameters




Figure 9 Pin Input Voltage Measurement Scheme





Figure 10 Power Consumption Measurement Scheme



5.2 Test under general operating conditions

Table 20 General Operating Conditions

| Symbol | Parameter | Conditions | Minimum value | Maximum value | Unit |
|-------------|------------------------------|-------------------------|---------------|---------------|------|
| f_{HCLK} | Internal AHB clock frequency | - | - | 48 | MHz |
| f_{PCLK} | Internal APB clock frequency | - | - | 48 | |
| V_{DD} | Main power supply voltage | - | 2 | 3.6 | V |
| V_{DDIO2} | IO supply voltage | Only V_{DD} exists to | 1.65 | 3.6 | V |

| Symbol | Parameter | Conditions | Minimum value | Maximum value | Unit |
|-----------|---|---------------------------------|---------------|---------------|------|
| | | supply power | | | |
| V_{DDA} | Analog power supply voltage (When neither ADC nor DAC is used) | Must be the same as V_{DD} | V_{DD} | 3.6 | V |
| | Analog power supply voltage (When ADC and DAC are used) | | 2.4 | 3.6 | |
| V_{BAT} | Power supply voltage of backup domain | - | 1.65 | 3.6 | V |
| T_A | Ambient temperature (temperature number 6) | Maximum power dissipation | -40 | 85 | °C |
| | Ambient temperature (temperature number 7) | Maximum power dissipation | -40 | 105 | °C |

5.3 Absolute maximum ratings

If the load on the device exceeds the absolute maximum rating, it may cause permanent damage to the device. Here, only the maximum load that can be borne is given, and there is no guarantee that the device functions normally under this condition.

5.3.1 Maximum temperature characteristics

Table 21 Temperature Characteristics

| Symbol | Description | Numerical Value | Unit |
|-----------|------------------------------|-----------------|------|
| T_{STG} | Storage temperature range | -55 ~ +150 | °C |
| T_J | Maximum junction temperature | 150 | °C |

5.3.2 Maximum rated voltage characteristics

All power supply (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the power supply within the external limited range.

Table 22 Maximum Rated Voltage Characteristics

| Symbol | Description | Minimum value | Maximum value | Unit |
|--------------------|--|---------------|----------------|------|
| $V_{DD} - V_{SS}$ | External main power supply voltage | -0.3 | 4.0 | |
| $V_{DDA}-V_{SSA}$ | External analog power supply voltage | -0.3 | 4.0 | |
| $V_{BAT}-V_{SS}$ | Power supply voltage of external backup domain | -0.3 | 4.0 | |
| $V_{DD}-V_{DDA}$ | Voltage difference allowed by $V_{DD}>V_{DDA}$ | - | 0.3 | V |
| V_{IN} | Input voltage on FT pins | $V_{SS}-0.3$ | 5.5 | |
| | Input voltage on other pins | $V_{SS}-0.3$ | $V_{DD} + 0.3$ | |
| $ \Delta V_{DDx} $ | Voltage difference between different power supply pins | - | 50 | mV |
| $ V_{SSx}-V_{SS} $ | Voltage difference between different grounding pins | - | 50 | |

5.3.3 Maximum Rated Current Characteristics

Table 23 Maximum Rated Current Characteristics

| Symbol | Description | Maximum value | Unit |
|-----------------------|---|----------------------|------|
| ΣI_{VDD} | Total current into sum of all V_{DD} power lines (source) ⁽¹⁾ | 120 | mA |
| ΣI_{VSS} | Total current out of sum of all V_{SS} ground lines (sink) ⁽¹⁾ | -120 | |
| $I_{DD(PIN)}$ | Maximum current into each V_{DD} power pin (source) ⁽¹⁾ | 100 | |
| $I_{SS(PIN)}$ | Maximum current out of each V_{SS} ground pin (sink) ⁽¹⁾ | -100 | |
| $I_{IO(PIN)}$ | Output current sunk by any I/O and control pin | 25 | |
| | Output current source by any I/O and control pin | -25 | |
| $\Sigma I_{IO(PIN)}$ | Total output current sunk by sum of all I/Os and control pins ⁽²⁾ | 80 | |
| | Total output current sourced by sum of all I/Os and control pins ⁽²⁾ | -80 | |
| | Total output current sourced by sum of all I/Os supplied by V_{DDIO2} | -40 | |
| $I_{INJ(PIN)}^{(3)}$ | Injected current on B, 5T and 5Tf pins | -5/+0 ⁽⁴⁾ | |
| | Injected current on STD and RST pin | ± 5 | |
| | Injected current on STDA pins ⁽⁵⁾ | ± 5 | |
| $\Sigma I_{INJ(PIN)}$ | Total injected current (sum of all I/O and control pins) ⁽⁶⁾ | ± 25 | |

- (1) All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- (2) This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- (3) A positive injection is induced by $V_{IN} > V_{DDIO2}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded.
- (4) Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- (5) On these I/Os, a positive injection is induced by $V_{IN} > V_{DDA}$. Negative injection disturbs the analog performance of the device.
- (6) When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

5.3.4 ESD characteristics

Table 24 ESD Characteristics

| Symbol | Parameter | Conditions | Maximum value | Unit |
|----------------|---|-------------------|---------------|------|
| $V_{ESD(HBM)}$ | Electrostatic discharge voltage (human body model) | $T_A=+25^\circ C$ | 6000 | V |
| $V_{ESD(CDM)}$ | Electrostatic discharge voltage (charging device model) | $T_A=+25^\circ C$ | 2000 | |

Note: The samples are measured by a third-party testing organization and are not tested in production.

5.3.5 Static latch-up

Table 25 Static Latch-up

| Symbol | Parameter | Conditions | Type |
|--------|--------------------------|-----------------------------|------------|
| LU | Class of static latch-up | T _A =+25°C/105°C | Class II-A |

Note: The samples are measured by a third-party testing organization and are not tested in production.

5.4 On-chip memory

5.4.1 Flash characteristics

Table 26 Flash Memory Characteristics

| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|--------------------|---------------------------|---|---------------|----------------|---------------|------|
| t _{prog} | 16-bit programming time | T _A = -40~105°C V _{DD} =2.4~3.6V | - | 48 | - | μs |
| t _{ERASE} | Page (2KBytes) erase time | T _A = -40~105°C V _{DD} =2.4~3.6V | - | 3 | - | ms |
| t _{ME} | Whole erase time | T _A = 25°C V _{DD} =3.3V | - | 12 | - | ms |
| V _{prog} | Programming voltage | T _A = -40~105°C | 2 | - | 3.6 | V |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

5.5 Clock

5.5.1 Characteristics of external clock source

High-speed external clock generated by crystal resonator

For detailed parameters (frequency, package, precision, etc.) of crystal resonator, please consult the corresponding manufacturer.

Table 27 HSECLK4~32MHz Oscillator Characteristics

| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|-------------------------|----------------------------|---|---------------|----------------|---------------|------|
| fosc_IN | Oscillator frequency | - | 4 | 8 | 32 | MHz |
| R _F | Feedback resistance | - | - | 300 | - | kΩ |
| I _{DD(HSECLK)} | HSECLK current consumption | V _{DD} =3.3V, C _L =10pF@8MHz | - | 0.29 | - | mA |
| t _{su(HSECLK)} | Startup time | VDD is stable | - | 2 | - | ms |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

Low-speed external clock generated by crystal resonator

For detailed parameters (frequency, package, precision, etc.) of crystal resonator, please

consult the corresponding manufacturer.

Table 28 LSECLK Oscillator Characteristics ($f_{LSECLK}=32.768\text{KHz}$)

| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|---------------------|----------------------------|-----------------------|---------------|----------------|---------------|---------------|
| f_{OSF_IN} | Oscillator frequency | - | - | 32.768 | - | KHz |
| $t_{SU(LSECLK)}(1)$ | Startup time | V_{DDIOx} is stable | - | 2 | - | s |
| $I_{DD(LSECLK)}$ | LSECLK current consumption | - | - | 0.9 | - | μA |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

- (1) $t_{SU(LSECLK)}$ is the startup time, which is measured from the time when LSECLK is enabled by software to the time when stable oscillation at 32.768KHz is obtained. This value is measured using a standard crystal resonator, which may vary greatly due to different crystal manufacturers.

5.5.2 Characteristics of internal clock source

High speed internal (HSICLK) RC oscillator

Table 29 HSICLK Oscillator Characteristics

| Symbol | Parameter | Conditions | | Minimum value | Typical values | Maximum value | Unit |
|-------------------|--|---|---|---------------|----------------|---------------|---------------|
| f_{HSICLK} | Frequency | - | | - | 8 | - | MHz |
| ACCHSICLK | Accuracy of HSICLK oscillator | Factory calibration | $V_{DD}=3.3\text{V}, T_A=-25^\circ\text{C}(1)$ | -1 | - | 1 | % |
| | | | $V_{DD}=2-3.6\text{V}, T_A=-40\text{--}105^\circ\text{C}$ | -3 | - | 3 | % |
| $t_{SU(HSICLK)}$ | Startup time of HSICLK oscillator | $V_{DD}=3.3\text{V}, T_A=-40\text{--}105^\circ\text{C}$ | | 1 | - | 5 | μs |
| $I_{DDA(HSICLK)}$ | Power consumption of HSICLK oscillator | - | | - | 80 | 100 | μA |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

Table 30 HSICLK14 Oscillator Characteristics

| Symbol | Parameter | Conditions | | Minimum value | Typical values | Maximum value | Unit |
|---------------------|--|---|---|---------------|----------------|---------------|---------------|
| $f_{HSICLK14}$ | Frequency | - | | - | 14 | - | MHz |
| ACCHSICLK14 | Accuracy of HSICLK14 oscillator | Factory calibration | $V_{DD}=3.3\text{V}, T_A=-25^\circ\text{C}(1)$ | -1 | - | 1 | % |
| | | | $V_{DD}=2-3.6\text{V}, T_A=-40\text{--}105^\circ\text{C}$ | -3 | - | 3 | % |
| $t_{SU(HSICLK14)}$ | Startup time of HSICLK14 oscillator | $V_{DD}=3.3\text{V}, T_A=-40\text{--}105^\circ\text{C}$ | | 1 | - | 2 | μs |
| $I_{DDA(HSICLK14)}$ | Power consumption of HSICLK14 oscillator | - | | - | 100 | 150 | μA |

Note: (1) Except for calibration in production, other data are obtained from a comprehensive evaluation and is not tested in production.

Table 31 HSICLK48 Oscillator Characteristics

| Symbol | Parameter | Conditions | | Minimum value | Typical values | Maximum value | Unit |
|---------------------|--|------------------------------------|---|---------------|----------------|---------------|---------|
| $f_{HSICLK48}$ | Frequency | - | | - | 48 | - | MHz |
| Acc(HSICLK48) | Accuracy of HSICLK48 oscillator | Factory calibration | $V_{DD}=3.3V, T_A=-25^\circ C$ ⁽¹⁾ | -3 | - | 3 | % |
| | | | $V_{DD}=2-3.6V, T_A=-40-105^\circ C$ | -5 | - | 5 | % |
| $t_{SU(HSICLK48)}$ | Startup time of HSICLK48 oscillator | $V_{DD}=3.3V, T_A=-40-105^\circ C$ | | - | - | 6.2 | μs |
| $I_{DDA(HSICLK48)}$ | Power consumption of HSICLK48 oscillator | - | | - | 312 | 330 | μA |

Note: (1) Except for calibration in production, other data are obtained from a comprehensive evaluation and is not tested in production.

Low speed internal (LSICLK) RC oscillator

Table 32 LSICLK Oscillator Characteristics

| Symbol | Parameter | Minim um value | Typica l values | Maxim um value | Unit |
|------------------|--|----------------|-----------------|----------------|---------|
| f_{LSICLK} | Frequency ($V_{DD} = 2-3.6V, T_A = -40-105^\circ C$) | 40.12 | 40 | 46.10 | KHz |
| $t_{SU(LSICLK)}$ | LSICLK oscillator startup time, ($V_{DD}=3.3V, T_A=-40-105^\circ C$) | - | - | 79.2 | μs |
| $I_{DD(LSICLK)}$ | Power consumption of LSICLK oscillator | - | 0.5 | - | μA |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

5.5.3 PLL Characteristics

Table 33 PLL Characteristics

| Symbol | Parameter | Numerical Value | | | Unit |
|----------------|---|-----------------|----------------|---------------|---------|
| | | Minimum value | Typical values | Maximum value | |
| f_{PLL_IN} | PLL input clock | 1 | 8.0 | 24 | MHz |
| | PLL input clock duty cycle | 40 | - | 60 | % |
| f_{PLL_OUT} | PLL frequency doubling output clock, ($V_{DD}=3.3V, T_A=-40-105^\circ C$) | 16 | - | 48 | MHz |
| t_{LOCK} | PLL phase locking time | - | - | 200 | μs |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

5.6 Reset and power management

5.6.1 Test of Embedded Reset and Power Control Block Characteristics

Table 34 Embedded Reset and Power Control Block Characteristics

| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|----------------|-------------------------------------|--------------|---------------|----------------|---------------|------|
| $V_{POR/PDR}$ | Power-on/power-down reset threshold | Falling edge | 1.89 | 1.92 | 1.95 | V |
| | | Rising edge | 1.92 | 1.95 | 1.98 | V |
| $V_{PDRhyst}$ | PDR hysteresis | - | 20.00 | 30.00 | 40.00 | mV |
| $T_{RSTTEMPO}$ | Reset duration | - | 1.10 | 1.29 | 1.52 | ms |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

Table 35 Programmable Power Supply Voltage Detector Characteristics

| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|----------------|--|-----------------------------|---------------|----------------|---------------|------|
| VPVD | Programmable power supply voltage detector voltage level selection | PLS[2:0]=000 (rising edge) | 2.18 | 2.20 | 2.22 | V |
| | | PLS[2:0]=000 (falling edge) | 2.08 | 2.09 | 2.11 | V |
| | | PLS[2:0]=001 (rising edge) | 2.29 | 2.30 | 2.32 | V |
| | | PLS[2:0]=001 (falling edge) | 2.18 | 2.19 | 2.21 | V |
| | | PLS[2:0]=010 (rising edge) | 2.39 | 2.40 | 2.42 | V |
| | | PLS[2:0]=010 (falling edge) | 2.28 | 2.29 | 2.31 | V |
| | | PLS[2:0]=011 (rising edge) | 2.48 | 2.49 | 2.52 | V |
| | | PLS[2:0]=011 (falling edge) | 2.38 | 2.39 | 2.41 | V |
| | | PLS[2:0]=100 (rising edge) | 2.58 | 2.60 | 2.62 | V |
| | | PLS[2:0]=100 (falling edge) | 2.47 | 2.48 | 2.51 | V |
| | | PLS[2:0]=101 (rising edge) | 2.68 | 2.69 | 2.72 | V |
| | | PLS[2:0]=101 (falling edge) | 2.57 | 2.59 | 2.61 | V |
| | | PLS[2:0]=110 (rising edge) | 2.78 | 2.79 | 2.82 | V |
| | | PLS[2:0]=110 (falling edge) | 2.67 | 2.68 | 2.71 | V |
| | | PLS[2:0]=111 (rising edge) | 2.87 | 2.88 | 2.91 | V |
| | | PLS[2:0]=111 (falling edge) | 2.77 | 2.78 | 2.81 | V |
| $V_{PVDrhyst}$ | PVD hysteresis | - | - | 107.08 | - | mV |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

5.7 Power consumption

5.7.1 Power consumption test environment

- (1) The values are measured by executing Coremark, with the Keil.V5 compilation environment and the L3 compilation optimization level.
- (2) All I/O pins are configured as analog inputs and are connected to a static level of V_{DD} or V_{SS} (non-loaded)
- (3) Unless otherwise specified, all peripherals are turned off
- (4) The relationship between Flash waiting cycle setting and f_{HCLK} :
 - 0~24MHz: 0 waiting cycle
 - 24~48MHz: 1 waiting cycle
- (5) The instruction prefetch function is enabled (Note: it must be set before clock setting and bus frequency division)
- (6) When the peripherals are enabled: $f_{PCLK} = f_{HCLK}$

5.7.2 Power consumption in run mode

Table 36 Power Consumption in Run Mode when the Program is Executed in Flash

| Parameter | Conditions | f_{HCLK} | Typical value ⁽¹⁾ | | Maximum value ⁽¹⁾ | |
|----------------------------------|--|------------|-------------------------------|--------------|--------------------------------|--------------|
| | | | $T_A=25^\circ C, V_{DD}=3.3V$ | | $T_A=105^\circ C, V_{DD}=3.6V$ | |
| | | | $I_{DDA}(\mu A)$ | $I_{DD}(mA)$ | $I_{DDA}(\mu A)$ | $I_{DD}(mA)$ |
| Run mode Power consumption | HSECLK bypass ⁽²⁾ , enabling all peripherals | 48MHz | 103.09 | 14.51 | 116.07 | 15.11 |
| | | 32MHz | 71.88 | 10.05 | 83.44 | 10.50 |
| | | 24MHz | 58.02 | 7.93 | 69.07 | 8.44 |
| | | 8MHz | 2.17 | 3.17 | 7.35 | 3.64 |
| | | 1MHz | 2.17 | 1.94 | 7.17 | 2.78 |
| | HSECLK bypass ⁽²⁾ , turning off all peripherals | 48MHz | 103.07 | 8.99 | 116.02 | 9.30 |
| | | 32MHz | 71.85 | 6.23 | 83.42 | 6.58 |
| | | 24MHz | 58.04 | 5.07 | 69.02 | 5.56 |
| | | 8MHz | 2.17 | 2.25 | 7.28 | 2.65 |
| | | 1MHz | 2.17 | 1.82 | 7.23 | 2.68 |
| | HSICLK48, enabling all peripherals | 48MHz | 312.19 | 14.33 | 320.91 | 15.06 |
| | HSICLK48, turning off all peripherals | 48MHz | 312.23 | 8.82 | 320.96 | 9.21 |
| | HSICLK ⁽²⁾ , enabling all peripherals | 48MHz | 165.36 | 14.52 | 182.74 | 14.78 |
| | | 32MHz | 134.37 | 9.97 | 150.34 | 10.28 |
| | | 24MHz | 120.54 | 7.87 | 135.75 | 8.13 |
| | | 8MHz | 64.98 | 3.12 | 76.50 | 3.36 |
| | HSICLK ⁽²⁾ , turning off all peripherals | 48MHz | 165.40 | 8.89 | 182.68 | 9.01 |
| | | 32MHz | 134.36 | 6.18 | 150.14 | 6.44 |
| | | 24MHz | 120.55 | 5.00 | 135.79 | 5.25 |
| | | 8MHz | 64.99 | 2.16 | 76.34 | 2.44 |

Note: (1) It is obtained from a comprehensive evaluation and is not tested in production.

(2) The external clock is 8MHz, and when $f_{HCLK}>8MHz$, turn on PLL, otherwise, turn off PLL.

Table 37 Power Consumption in Run Mode when the Program is Executed in RAM

| Parameter | Conditions | f_{HCLK} | Typical value (1) | | Maximum value (1) | |
|----------------------------------|--|------------|-------------------------------|--------------|--------------------------------|--------------|
| | | | $T_A=25^\circ C, V_{DD}=3.3V$ | | $T_A=105^\circ C, V_{DD}=3.6V$ | |
| | | | $I_{DDA}(\mu A)$ | $I_{DD}(mA)$ | $I_{DDA}(\mu A)$ | $I_{DD}(mA)$ |
| Run mode Power consumption | HSECLK bypass (2), enabling all peripherals | 48MHz | 103.16 | 12.36 | 12.51 | 12.82 |
| | | 32MHz | 71.93 | 8.52 | 8.77 | 8.74 |
| | | 24MHz | 58.01 | 6.62 | 6.75 | 6.91 |
| | | 8MHz | 2.17 | 2.70 | 2.89 | 2.93 |
| | | 1MHz | 2.17 | 0.98 | 1.14 | 1.18 |
| | HSECLK bypass (2), turning off all peripherals | 48MHz | 102.49 | 6.75 | 7.07 | 6.97 |
| | | 32MHz | 71.34 | 4.79 | 5.08 | 4.98 |
| | | 24MHz | 57.36 | 3.72 | 3.99 | 4.01 |
| | | 8MHz | 2.33 | 1.77 | 1.99 | 1.96 |
| | | 1MHz | 2.33 | 0.86 | 1.07 | 1.07 |
| | HSICLK48, enabling all peripherals | 48MHz | 312.48 | 12.20 | 320.95 | 12.67 |
| | HSICLK48, turning off all peripherals | 48MHz | 312.50 | 6.65 | 320.91 | 7.01 |
| | HSICLK (2), enabling all peripherals | 48MHz | 165.37 | 12.37 | 12.82 | 12.86 |
| | | 32MHz | 134.37 | 8.57 | 8.93 | 8.90 |
| | | 24MHz | 120.52 | 6.66 | 6.96 | 6.84 |
| | | 8MHz | 64.98 | 2.77 | 3.00 | 3.04 |
| | HSICLK (2), turning off all peripherals | 48MHz | 164.62 | 6.74 | 7.05 | 7.03 |
| | | 32MHz | 134.35 | 4.81 | 5.05 | 4.99 |
| | | 24MHz | 120.50 | 3.76 | 4.03 | 4.05 |
| | | 8MHz | 64.35 | 1.84 | 2.02 | 2.01 |

Note: (1) It is obtained from a comprehensive evaluation and is not tested in production.

(2) The external clock is 8MHz, and when $f_{HCLK}>8\text{MHz}$, turn on PLL, otherwise, turn off PLL.

5.7.3 Power consumption in sleep mode

Table 38 Power Consumption in Sleep Mode when the Program is Executed in RAM or Flash

| Parameter | Conditions | f_{HCLK} | Typical value (1) | | Maximum value (1) | |
|------------------------------------|--|------------|-------------------------------|--------------|--------------------------------|--------------|
| | | | $T_A=25^\circ C, V_{DD}=3.3V$ | | $T_A=105^\circ C, V_{DD}=3.6V$ | |
| | | | $I_{DDA}(\mu A)$ | $I_{DD}(mA)$ | $I_{DDA}(\mu A)$ | $I_{DD}(mA)$ |
| Sleep mode Power consumption | HSECLK bypass (2), enabling all peripherals | 48MHz | 103.14 | 9.31 | 116.13 | 9.7 |
| | | 32MHz | 71.93 | 6.52 | 83.37 | 6.96 |
| | | 24MHz | 58.00 | 5.09 | 69.03 | 5.59 |
| | | 8MHz | 2.17 | 2.25 | 7.23 | 2.65 |
| | | 1MHz | 2.17 | 1.82 | 7.22 | 1.12 |
| | HSECLK bypass (2), turning off all peripherals | 48MHz | 103.13 | 2.39 | 115.96 | 2.79 |
| | | 32MHz | 71.89 | 1.90 | 83.17 | 2.33 |
| | | 24MHz | 57.99 | 1.65 | 68.91 | 2.09 |
| | | 8MHz | 2.17 | 1.10 | 7.13 | 1.53 |
| | | 1MHz | 2.16 | 0.72 | 7.12 | 0.97 |
| | HSICLK48, enabling all peripherals | 48MHz | 312.24 | 13.76 | 320.79 | 9.49 |

| Parameter | Conditions | f_{HCLK} | Typical value (1) | | Maximum value (1) | |
|-----------|---|------------|-------------------------------|--------------|--------------------------------|--------------|
| | | | $T_A=25^\circ C, V_{DD}=3.3V$ | | $T_A=105^\circ C, V_{DD}=3.6V$ | |
| | | | $I_{DDA}(\mu A)$ | $I_{DD}(mA)$ | $I_{DDA}(\mu A)$ | $I_{DD}(mA)$ |
| | HSICLK48, turning off all peripherals | 48MHz | 312.24 | 2.26 | 320.68 | 2.56 |
| | HSICLK ⁽²⁾ , enabling all peripherals | 48MHz | 165.34 | 9.25 | 182.73 | 9.59 |
| | | 32MHz | 134.36 | 6.47 | 150.16 | 6.77 |
| | | 24MHz | 120.50 | 5.03 | 135.52 | 5.33 |
| | | 8MHz | 64.98 | 2.21 | 75.37 | 2.48 |
| | HSICLK ⁽²⁾ , turning off all peripherals | 48MHz | 165.34 | 2.29 | 182.58 | 2.56 |
| | | 32MHz | 134.39 | 1.80 | 150.09 | 2.08 |
| | | 24MHz | 120.51 | 1.55 | 135.39 | 1.82 |
| | | 8MHz | 64.99 | 1.02 | 75.68 | 1.29 |

Note:

(1) It is obtained from a comprehensive evaluation and is not tested in production.

(2) The external clock is 8MHz, and when $f_{HCLK}>8\text{MHz}$, turn on PLL, otherwise, turn off PLL

5.7.4 Power consumption in stop mode and standby mode

Table 39 Power Consumption in Stop Mode and Standby Mode

| Parameter | Conditions | Typical value ⁽¹⁾ , ($T_A=25^\circ C$) | | | | | | Maximum value ⁽¹⁾ , ($V_{DD}=3.6V$) | | | | Unit | |
|-----------------------------------|-------------|---|----------|---------------|----------|---------------|----------|--|----------|-------------------|----------|--------|---------|
| | | $V_{DD}=2.0V$ | | $V_{DD}=3.3V$ | | $V_{DD}=3.6V$ | | $T_A=85^\circ C$ | | $T_A=105^\circ C$ | | | |
| | | I_{DDA} | I_{DD} | I_{DDA} | I_{DD} | I_{DDA} | I_{DD} | I_{DDA} | I_{DD} | I_{DDA} | I_{DD} | | |
| Power consumption in stop mode | V_{DDA} | Regulator in run mode, all oscillators OFF | 2.55 | 22.78 | 3.03 | 23.43 | 3.25 | 23.96 | 4.84 | 79.63 | 7.57 | 165.32 | μA |
| | | Regulator in low-power mode, all oscillators OFF | 2.50 | 8.53 | 3.02 | 9.24 | 3.25 | 9.73 | 4.80 | 61.51 | 7.54 | 142.50 | |
| Power consumption in standby mode | Monitor ON | LSICLK and IWDT ON | 2.70 | 1.72 | 3.40 | 2.62 | 3.70 | 3.18 | 5.21 | 7.18 | 7.65 | 14.37 | μA |
| | | LSICLK and IWDT OFF | 2.37 | 1.43 | 2.90 | 2.25 | 3.13 | 2.69 | 4.66 | 6.66 | 7.11 | 13.88 | |
| Power consumption in stop mode | V_{DDA} | Regulator in run mode, all oscillators OFF | 1.35 | 22.73 | 1.53 | 23.62 | 1.64 | 24.05 | 3.16 | 79.76 | 5.95 | 165.3 | μA |
| | | Regulator in low-power mode, all oscillators OFF | 1.35 | 8.50 | 1.52 | 9.35 | 1.63 | 9.77 | 3.14 | 61.66 | 5.88 | 143.7 | |
| Power consumption in standby mode | Monitor OFF | LSICLK and IWDT ON | 1.55 | 1.71 | 1.90 | 2.75 | 2.06 | 3.23 | 3.54 | 7.23 | 6.01 | 14.46 | μA |
| | | LSICLK and IWDT OFF | 1.22 | 1.42 | 1.40 | 23.00 | 1.51 | 2.74 | 2.99 | 6.74 | 5.46 | 13.89 | |

Note: (1) It is obtained from a comprehensive evaluation and is not tested in production.

5.7.5 Backup Domain Power Consumption

Table 40 Backup Domain Power Consumption

| Symbol | Conditions | Typical value ⁽¹⁾ , TA=25°C | | | Maximum value ⁽¹⁾ , VBAT=3.6V | | | Unit |
|----------------------|--|--|-----------|-----------|--|---------|----------|------|
| | | VBAT=1.8V | VBAT=2.4V | VBAT=3.3V | TA=25°C | TA=85°C | TA=105°C | |
| I _{DD_VBAT} | The low-speed oscillator and RTC are in ON state | 0.79 | 0.97 | 1.21 | 2.78 | 2.6 | 4.2 | μA |

Note: (1) It is obtained from a comprehensive evaluation and is not tested in production.

5.7.6 Peripheral power consumption

The HSECLK Bypass 1M is adopted as clock source, f_{PCLK}=f_{HCLK} =1M.

Peripheral power consumption = current that enables the peripheral clock-current that disables the peripheral clock.

Table 41 Peripheral Power Consumption

| Parameter | Peripheral | Typical value ⁽¹⁾ TA =25°C, V _{DD} =3.3V | Unit |
|------------------------------|------------|--|--------|
| Peripheral power consumption | BusMatrix | 1.12 | μA/MHz |
| | CRC | 0.70 | |
| | DMA | 2.25 | |
| | FLASH | 23.75 | |
| | GPIOA | 2.25 | |
| | GPIOB | 2.12 | |
| | GPIOC | 0.87 | |
| | GPIOD | 0.79 | |
| | GPIOE | 1.08 | |
| | GPIOF | 0.71 | |
| | SRAM | 0.25 | |
| | TSC | 2.04 | |
| | ALL_AHB | 41.04 | |
| | APB_Bridge | 1.00 | |
| | ADC | 3.00 | |
| | CAN | 6.62 | |
| | DAC | 2.46 | |
| | DBGMCU | 0.25 | |
| | I2C1 | 7.54 | |
| | I2C2 | 1.87 | |
| | PMU | 0.91 | |
| | SPI1 | 4.91 | |
| | SPI2 | 4.5 | |
| | SYSCFG | 1.08 | |

| Parameter | Peripheral | Typical value ⁽¹⁾ T _A =25°C, V _{DD} =3.3V | Unit |
|-----------|------------|--|------|
| | TMR1 | 6.95 | |
| | TMR2 | 7.17 | |
| | TMR3 | 5.20 | |
| | TMR6 | 1.41 | |
| | TMR7 | 1.33 | |
| | TMR14 | 2.70 | |
| | TMR15 | 4.20 | |
| | TMR16 | 3.20 | |
| | TMR17 | 3.58 | |
| | USART1 | 9.08 | |
| | USART2 | 9.10 | |
| | USART3 | 9.04 | |
| | USART4 | 3.2 | |
| | USART5 | 3.08 | |
| | USART6 | 2.83 | |
| | USART7 | 3.00 | |
| | USART8 | 2.95 | |
| | USBD | 48.58 | |
| | WWDT | 0.83 | |
| | ALL_APB | 114.62 | |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

5.8 Wake-up time in low power mode

The measurement of wake-up time in low power mode is from the start of wake-up event to the time when the user program reads the first instruction, in which V_{DD}=V_{DDA}.

Table 42 Wake Up Time in Low-power Mode

| Symbol | Parameter | Conditions | Typical value (T _A =25°C) | | | Maximum value | Unit |
|----------------------|---------------------------|--|--------------------------------------|-------|-------|---------------|------|
| | | | 2V | 3.3V | 3.6V | | |
| t _{WUSLEEP} | Wake-up from sleep mode | - | 0.15 | 0.15 | 0.15 | 0.17 | |
| t _{WUSTOP} | Wake up from stop mode | The voltage regulator is in run mode | 3.45 | 3.09 | 3.02 | 3.89 | μs |
| | | The voltage regulator is in low power mode | 8.15 | 5.43 | 5.14 | 9.72 | |
| t _{WUSTDBY} | Wake up from standby mode | - | 46.65 | 37.15 | 35.93 | 53.80 | |

Note: (1) It is obtained from a comprehensive evaluation and is not tested in production.

5.9 Pin characteristics

5.9.1 I/O pin characteristics

Table 43 DC Characteristics ($T_A=-40^\circ\text{C}-105^\circ\text{C}$, $V_{DD}=2\text{~}3.6\text{V}$)

| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|-----------|--------------------------------------|---|------------------------|----------------|----------------------|------------------|
| V_{IL} | Low level input voltage | STD and STDA I/O | - | - | $0.3V_{DDIOx}+0.07$ | V |
| | | 5T and 5Tf I/O | - | - | $0.475V_{DDIOx}-0.2$ | |
| | | I/O pins except Boot0 pin | - | - | $0.3V_{DDIOx}$ | |
| V_{IH} | High level input voltage | STD and STDA I/O | $0.445V_{DDIOx}+0.398$ | - | - | V |
| | | 5T and 5Tf I/O | $0.5V_{DDIOx}+0.2$ | - | - | |
| | | I/O pins except Boot0 pin | $0.7V_{DDIOx}$ | - | - | |
| V_{hys} | Schmitt trigger hysteresis | STD and STDA I/O | - | 300 | - | mV |
| | | 5T and 5Tf I/O | - | 300 | - | |
| I_{lkg} | Input leakage current | STD, 5T and 5Tf I/OTTa in digital mode, $V_{SS}\leq V_{IN}\leq V_{DDIOx}$ | - | - | +0.1 | μA |
| | | STDA in digital mode, $V_{DDIOx}\leq V_{IN}\leq V_{DDA}$ | - | - | 1 | |
| | | 5T and 5Tf I/O $V_{DDIOx}\leq V_{IN}\leq 5\text{V}$ | - | - | 10 | |
| RPU | Weak pull-up equivalent resistance | $V_{IN}=V_{SS}$ | 22 | 42 | 46 | $\text{k}\Omega$ |
| RPD | Weak pull-down equivalent resistance | $V_{IN}=V_{DDIOx}$ | 22 | 42 | 46 | $\text{k}\Omega$ |


Note: It is obtained from a comprehensive evaluation and is not tested in production.

Table 44 AC Characteristics ($T_A=25^\circ\text{C}$)

| OSSELy[1:0] | Symbol | Parameter | Conditions | Minimum value | Maximum value | Unit |
|-------------|---------------------------------|---|--|---------------|---------------|------|
| X0(2MHz) | $f_{\max(\text{IO})\text{out}}$ | Maximum frequency | $C_L=50\text{pF}$, $V_{DDIOx}=2\text{~}3.6\text{V}$ | - | 2 | MHz |
| | $t_f(\text{IO})\text{out}$ | Output fall time from high to low level | | - | 18.16 | ns |
| | $t_r(\text{IO})\text{out}$ | Output rise time from low to high level | | - | 16.66 | |

| OSSELy[1:0] | Symbol | Parameter | Conditions | Minimum value | Maximum value | Unit |
|-------------------|------------------|---|---------------------------------------|---------------|---------------|------|
| 01(10MHz) | $f_{max(IO)out}$ | Maximum frequency | $C_L=50pF$, $V_{DDIOx}=2\sim3.6V$ | - | 10 | MHz |
| | $t_f(IO)out$ | Output fall time from high to low level | | - | 11.50 | ns |
| | $t_r(IO)out$ | Output rise time from low to high level | | - | 11.14 | |
| 10(50MHz) | $f_{max(IO)out}$ | Maximum frequency | $C_L=30pF$, $V_{DD}=2.7\sim3.6V$ | - | 50 | MHz |
| | $t_f(IO)out$ | Output fall time from high to low level | | - | 3.58 | ns |
| | $t_r(IO)out$ | Output rise time from low to high level | | - | 8.06 | |
| FM+ configuration | $f_{max(IO)out}$ | Maximum frequency | $C_L=50pF$, $V_{DDIOx}\geq2V$ | - | 2 | MHz |
| | $t_f(IO)out$ | Output fall time | | - | 11 | ns |
| | $t_r(IO)out$ | Output rise time | | - | 33 | |
| FM+ configuration | $f_{max(IO)out}$ | Maximum frequency | $C_L=50pF$, $V_{DDIOx}<2V$ | - | 0.5 | MHz |
| | $t_f(IO)out$ | Output fall time | | - | 14 | ns |
| | $t_r(IO)out$ | Output rise time | | - | 43 | |

Figure 11 I/O AC Characteristics Definition



Note: It is obtained from a comprehensive evaluation and is not tested in production.

Table 45 Output Drive Current Characteristics ($T_A = 25^\circ C$)

| Symbol | Parameter | Conditions | Minimum value | Maximum value | Unit |
|----------|------------------------------|---|-----------------|---------------|------|
| V_{OL} | I/O pin outputs low voltage | $ I_{IO} =8mA$, $V_{DDIOx}\geq2.7V$ | - | 0.4 | V |
| V_{OH} | I/O pin outputs high voltage | | $V_{DDIOx}-0.4$ | - | |

| Symbol | Parameter | Conditions | Minimum value | Maximum value | Unit |
|-----------------|------------------------------|--|-------------------------|---------------|------|
| V _{OL} | I/O pin outputs low voltage | I _O =20mA, V _{DDIOx} ≥2.7V | - | 1.3 | |
| V _{OH} | I/O pin outputs high voltage | | V _{DDIOx} -1.3 | - | |

5.9.2 NRST pin characteristics

The NRST pin input drive adopts CMOS process, which is connected with a permanent pull-up resistor R_{PU}.

Table 46 NRST Pin Characteristics (test condition V_{CC} =3.3V, T_A =-40~105°C)

| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|------------------------|---|-----------------------------------|---------------|----------------|---------------|------|
| V _{IL(NRST)} | NRST low level input voltage | - | 1.44 | 1.75 | 1.8 | V |
| V _{IH(NRST)} | NRST high level input voltage | - | 0 | 1.37 | 1.38 | V |
| V _{hys(NRST)} | NRST Schmitt trigger voltage hysteresis | - | - | -0.38 | - | V |
| R _{PU} | Weak pull-up equivalent resistance | V _{IN} = V _{SS} | 25 | 40 | 55 | kΩ |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

5.10 Communication peripherals

5.10.1 I2C peripheral characteristics

To achieve maximum frequency of I2C in standard mode, f_{PCLK1} must be greater than 2MHz.

To achieve maximum frequency of I2C in fast mode, f_{PCLK1} must be greater than 4MHz.


Table 47 I2C Interface Characteristics (T_A=25°C, V_{DD}=3.3V)

| Symbol | Parameter | Standard I2C | | Fast I2C | | Ultra fast I2C | | Unit |
|--|---------------------------|---------------|---------------|---------------|---------------|----------------|---------------|------|
| | | Minimum value | Maximum value | Minimum value | Maximum value | Minimum value | Maximum value | |
| t _{w(SCLL)} | SCL clock low time | 4.82 | - | 1.67 | - | 0.54 | - | μs |
| t _{w(SCLH)} | SCL clock high time | 5.09 | - | 0.80 | - | 0.45 | - | |
| t _{su(SDA)} | SDA setup time | 4570 | - | 1432 | - | 311.11 | - | ns |
| t _{h(SDA)} | SDA data hold time | - | 3450 | 0 | 156.17 | 0 | 150.86 | |
| t _{r(SDA)/t_{r(SCL)}} | SDA and SCL rise time | - | 310.05 | - | 301.37 | - | 314.08 | |
| t _{f(SDA)/t_{f(SCL)}} | SDA and SCL fall time | - | 3.05 | - | 3.61 | - | 5.19 | |
| t _{h(STA)} | Start condition hold time | 5.00 | - | 0.69 | - | 0.35 | - | μs |

| Symbol | Parameter | Standard I2C | | Fast I2C | | Ultra fast I2C | | Unit |
|----------------|--|---------------|---------------|---------------|---------------|----------------|---------------|------|
| | | Minimum value | Maximum value | Minimum value | Maximum value | Minimum value | Maximum value | |
| $t_{su(STA)}$ | Repeated start condition setup time | 5.19 | - | 0.91 | - | 0.56 | - | |
| $t_{su(STO)}$ | Setup time of stop condition | 4.91 | - | 1.78 | - | 0.66 | - | |
| $t_w(STO:STA)$ | Time from stop condition to start condition (bus idle) | 6.46 | - | 6.31 | - | 5.80 | - | |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

Figure 12 Bus AC Waveform and Measurement Circuit



Note: The measuring points are set at CMOS levels: 0.3VDD and 0.7VDD .

5.10.2 SPI peripheral characteristics

Table 48 SPI Characteristics ($T_A=25^\circ\text{C}$, $V_{DD}=3.3\text{V}$)

| Symbol | Parameter | Conditions | Minimum value | Maximum value | Unit |
|------------------------------|-----------------------------|-------------------------------------|---------------|---------------|------|
| f_{SCK} $1/t_{c(SCK)}$ | SPI clock frequency | Master mode | - | 18 | MHz |
| | | Slave mode | - | 10 | |
| $t_{r(SCK)}$ $t_{f(SCK)}$ | SI clock rise and fall time | Load capacitance: $C = 30\text{pF}$ | - | 9.7 | ns |

| Symbol | Parameter | Conditions | Minimum value | Maximum value | Unit |
|------------------------------|-------------------------------|--|---------------|---------------|------|
| $t_{su(NSS)}$ | NSS setup time | Slave mode | 106.89 | - | ns |
| $t_h(NSS)$ | NSS hold time | Slave mode | 80.67 | - | ns |
| $t_w(SCKH)$ $t_w(SCKL)$ | SCK high and low time | Main mode, $f_{PCLK} = 36MHz$, Prescaler factor=4 | 54 | 57 | ns |
| $t_{su(MI)}$ $t_{su(SI)}$ | | Master mode | 17 | - | ns |
| $t_{su(SI)}$ | | Slave mode | 20.93 | - | |
| $t_h(MI)$ $t_h(SI)$ | Data input hold time | Master mode | 32.86 | - | ns |
| $t_h(SI)$ | | Slave mode | 25.11 | - | |
| $t_a(SO)$ | Data output access time | Slave mode, $f_{PCLK} = 20MHz$ | 6.48 | 8.08 | ns |
| $t_{dis(SO)}$ | Data output prohibition time | Slave mode | 14.28 | - | ns |
| $t_v(SO)$ | Effective time of data output | Slave mode (after enable edge) | - | 11.89 | ns |
| $t_v(MO)$ | Effective time of data output | Master mode (after enable edge) | - | 5.4 | ns |
| $t_h(SO)$ | Data output hold time | Slave mode (after enable edge) | 9.5 | - | ns |
| $t_h(MO)$ | | Master mode (after enable edge) | 1.05 | - | |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

Figure 13 SPI Timing Diagram - Slave Mode and CPHA=0






Figure 14 SPI Timing Diagram - Slave Mode and CPHA=1



Note: The measuring points are set at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Figure 15 SPI Timing Diagram - Master Mode



Note: The measuring points are set at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

5.11 Analog peripherals

5.11.1 ADC

Test parameter description:

- Sampling rate: the number of conversion of analog quantity to digital quantity by ADC per second

Sample rate=ADC clock/(number of sampling periods + number of conversion periods)

5.11.1.1 12-bit ADC characteristics

Table 49 12-bit ADC Characteristics

| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|-------------------|---|---|---------------|----------------|---------------|------|
| V _{DDA} | Power supply voltage | - | 2.4 | - | 3.6 | V |
| I _{DDA} | ADC power consumption | V _{DDA} =3.3V, f _{ADC} =14MHz, Sampling time=1.5 fADCs | - | 1 | - | mA |
| f _{ADC} | ADC frequency | - | 0.6 | - | 14 | MHz |
| C _{ADC} | Internal sampling and holding capacitance | - | - | 8 | - | pF |
| R _{ADC} | Sampling resistor | - | - | - | 1000 | Ω |
| t _s | Sampling Time | f _{ADC} =14MHz | 0.107 | - | 17.1 | μs |
| T _{CONV} | Sampling and conversion time | f _{ADC} =14MHz, 12-bit conversion | 1 | - | 18 | μs |

Table 50 12-bit ADC Accuracy

| Symbol | Parameter | Conditions | Typical values | Maximum value | Unit |
|--------|---------------------------|---|----------------|---------------|------|
| ET | Composite error | f _{PCLK} =48MHz, f _{ADC} =12MHz, V _{DDA} =2.4V-3.6V T _A =-40°C~105°C | - | 3.8 | LSB |
| EO | Offset error | | - | 2.7 | |
| EG | Gain error | | - | 1.9 | |
| ED | Differential linear error | | - | 1 | |
| EL | Integral linear error | | - | 3.4 | |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

5.11.1.2 Test of Built-in Reference Voltage Characteristics

Table 51 Embedded Reference Voltage Characteristics

| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|------------------------|--|--|---------------|----------------|---------------|------|
| V _{REFINT} | Built-in Reference Voltage | -40°C < T _A < +105°C V _{DD} = 2-3.6V | 1.19 | 1.23 | 1.27 | V |
| t _{START} | ADC_IN17 buffer startup time | - | - | - | 10 | μs |
| T _{S_vrefint} | Sampling time of ADC when reading out internal reference voltage | - | 4 | - | - | μs |
| ΔV _{REFINT} | Built-in reference voltage extends to temperature range | V _{DDA} =3.3V | - | - | 25 | mV |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

5.11.2 DAC

Test parameter description:

- DNL differential non-linear error: the deviation between two consecutive codes is -1 LSB
- INL integral non-linear error: the difference between the measured value at code i and the value at code 0 on the connection between code 0 and the last code 4095

Table 52 DAC Characteristics

| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|-------------------|--|---|---------------|----------------|-----------------------|------|
| V _{DDA} | Analog power supply voltage | - | 2.4 | - | 3.6 | V |
| R _{LOAD} | Resistive load | Load is connected to V _{SSA} with buffer on | 5 | - | - | kΩ |
| R _O | Output impedance | The resistive load between DAC_OUT and VSS is 1.5MΩ with buffer off | - | - | 15 | kΩ |
| C _{LOAD} | Capacitive load | Maximum capacitive load at DAC_OUT pin with buffer on | - | - | 50 | pF |
| DAC_OUT min | Low DAC_OUT voltage with buffer | Maximum output offset of DAC, (0x0E1) corresponding to 12-bit input code to V _{REF+=} (0xF1B) at 3.6V and V _{REF+=} (0x154) at 2.4V and (0xEAC) | 0.2 | - | - | V |
| DAC_OUT max | High output voltage with buffer | | - | - | V _{DDA} -0.2 | V |
| I _{DDA} | Power consumption of DAC in quiescent mode | Non-load, the input terminal adopts intermediate code (0x800) | - | - | 295 | uA |
| | | Non-load, the input terminal adopts difference code (0xF1C) | - | - | 340 | uA |
| DNL | Differential non-linear error | Configured with 12-bit DAC | - | - | ±2 | LSB |
| INL | Integral non-linear error | Configured with 12-bit DAC | - | - | ±5 | LSB |
| Offset | Offset error | V _{REF+=} =3.6V, configuring 12-bit DAC | - | - | ±8 | LSB |
| Gain error | Gain error | Configured with 12-bit DAC | - | - | ±0.5 | % |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

5.11.3 Comparator

Table 53 Comparator Characteristics

| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|------------------|-----------------------------|------------|-----------------|----------------|---------------|------|
| V _{DDA} | Analog power supply voltage | - | V _{DD} | - | 3.6 | V |



| Symbol | Parameter | Conditions | Minimum value | Typical values | Maximum value | Unit |
|--------------|--|---|---------------------|----------------|---------------|------|
| V_{IN} | Comparator input voltage range | - | 0 | - | V_{DDA} | - |
| t_D | Full range step, overload propagation delay of 100mV | Very low power mode | - | 428 | 627 | ns |
| | | Low-power mode | - | 144 | 165 | |
| | | Medium power mode | - | 93 | 100 | ns |
| | | Full speed mode | $V_{DDA} \geq 2.7V$ | 32 | 39 | |
| V_{OFFSET} | Offset error | $V_{DDA} < 2.7V$ | - | 45 | 50 | mV |
| | | Without hysteresis ($HYSCFGx[1:0]=00$) | - | 2 | - | mV |
| V_{HYS} | Comparator hysteresis voltage | Low hysteresis level ($HYSCFGx[1:0]=01$) | 5 | 6 | 7 | |
| | | Medium hysteresis level ($HYSCFGx[1:0]=10$) | 9 | 12 | 14 | |
| | | High hysteresis level ($HYSCFGx[1:0]=11$) | 17 | 22 | 26 | |

Note: It is obtained from a comprehensive evaluation and is not tested in production.

6 Package information

6.1 LQFP100 Package Diagram

Figure 16 LQFP100 Package Diagram




- (1) The figure is not drawn to scale.
- (2) All pins should be soldered to the PCB

Table 54 LQFP100 Package Data

| DIMENSION LIST (FOOTPRINT: 2.00) | | | |
|----------------------------------|---------|--------------|-----------------|
| S/N | SYM | DIMENSIONS | REMARKS |
| 1 | A | MAX. 1.600 | OVERALL HEIGHT |
| 2 | A2 | 1.400±0.050 | PKG THICKNESS |
| 3 | D | 16.000±0.200 | LEAD TIP TO TIP |
| 4 | D1 | 14.000±0.100 | PKG LENGTH |
| 5 | E | 16.000±0.200 | LEAD TIP TO TIP |
| 6 | E1 | 14.000±0.100 | PKG WDTH |
| 7 | L | 0.600±0.150 | FOOT LENGTH |
| 8 | L1 | 1.000 REF | LEAD LENGTH |
| 9 | e | 0.500 BASE | LEAD PITCH |
| 10 | H (REF) | (12.00) | CUM LEAD PITCH |
| 11 | b | 0.22±0.050 | LEAD WIDTH |


(1) Dimensions are displayed in mm

Figure 17 LQFP100-100 pins, 14×14mm recommended welding Layout





(1) Dimensions are expressed in mm

Figure 18 LQFP100-100 pins, 14×14mm package identification



6.2 LQFP64 Package Diagram

Figure 19 LQFP64 Package Diagram



- (1) The figure is not drawn to scale.
- (2) All pins should be soldered to the PCB

Table 55 LQFP64 Package Data

| DIMENSION LIST (FOOTPRINT: 2.00) | | | |
|----------------------------------|---------|--------------|-----------------|
| S/N | SYM | DIMENSIONS | REMARKS |
| 1 | A | MAX. 1.600 | OVERALL HEIGHT |
| 2 | A2 | 1.400±0.050 | PKG THICKNESS |
| 3 | D | 12.000±0.200 | LEAD TIP TO TIP |
| 4 | D1 | 10.000±0.100 | PKG LENGTH |
| 5 | E | 12.000±0.200 | LEAD TIP TO TIP |
| 6 | E1 | 10.000±0.100 | PKG WDTN |
| 7 | L | 0.600±0.150 | FOOT LENGTH |
| 8 | L1 | 1.000 REF | LEAD LENGTH |
| 9 | e | 0.500 BASE | LEAD PITCH |
| 10 | H (REF) | (7.500) | CUM LEAD PITCH |
| 11 | b | 0.22±0.050 | LEAD WIDTH |

(1) Dimensions are expressed in mm

Figure 20 LQFP64-64 pins, 10x10mm recommended welding Layout







Figure 21 LQFP64-64 pins, 10x10mm package identification



6.3 LQFP48 Package Diagram

Figure 22 LQFP48 Package Diagram






- (1) The figure is not drawn to scale.
 - (2) All pins should be soldered to the PCB

Table 56 LQFP48 Package Data

| DIMENSION LIST(FOOTPRINT: 2.00) | | | |
|---------------------------------|---------|------------|---------------------------|
| S/N | SYM | DIMENSIONS | REMARKS |
| 1 | A | MAX. 1.60 | OVERALL HEIGHT |
| 2 | A1 | 0.1±0.05 | STANDOFF |
| 3 | A2 | 1.40±0.05 | PKG THICKNESS |
| 4 | D | 9.00±0.20 | LEAD TIP TO TIP |
| 5 | D1 | 7.00±0.10 | PKG LENGTH |
| 6 | E | 9.00±0.20 | LEAD TIP TO TIP |
| 7 | E1 | 7.00±0.10 | PKG WDTH |
| 8 | L | 0.60±0.15 | FOOT LENGTH |
| 9 | L1 | 1.00 REF | LEAD LENGTH |
| 10 | T | 0.15 | LEAD THICKNESS |
| 11 | T1 | 0.127±0.03 | LEAD BASE METAL THICKNESS |
| 12 | a | 0°~7° | FOOT ANGLE |
| 13 | b | 0.22±0.02 | LEAD WIDTH |
| 14 | b1 | 0.20±0.03 | LEAD BASE METAL WIDTH |
| 15 | e | 0.50 BASE | LEAD PITCH |
| 16 | H(REF.) | (5.50) | CUM. LEAD PITCH |
| 17 | aaa | 0.2 | PROFILE OF LEAD TIPS |
| 18 | bbb | 0.2 | PROFILE OF MOLD SURFACE |
| 19 | ccc | 0.08 | FOOT COPLANARITY |
| 20 | ddd | 0.08 | FOOT POSITION |


- (1) Dimensions are expressed in mm

Figure 23 LQFP48, 7×7mm recommended welding Layout




(1) Dimensions are expressed in mm

Figure 24 LQFP48-48 pins, 7×7mm identification diagram



6.4 QFN48 package information

Figure 25 QFN48 Package Diagram




Note: The figure is not drawn to scale.

Table 57 QFN48 Package Data

| SYMBOL | MILLIMETER | | |
|--------|------------|------|------|
| | MIN | NOM | MAX |
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0 | 0.02 | 0.05 |
| b | 0.20 | 0.25 | 0.30 |
| c | 0.203REF | | |
| e | 0.50BSC | | |
| D | 6.90 | 7.00 | 7.10 |
| D2 | 5.50 | 5.60 | 5.70 |
| E | 6.90 | 7.00 | 7.10 |
| E2 | 5.50 | 5.60 | 5.70 |
| L | 0.35 | 0.40 | 0.45 |


Note: Dimensions are marked in millimeters.

Figure 26 QFN48 recommended welding layout



Note: Dimensions are marked in millimeters.


Figure 27 QFN48-48 pins, 7x7mm identification diagram




7 Packaging Information

7.1 Reel Packaging


Figure 28 Specification Drawing of Reel Packaging



Quadrant Assignments for PIN1 Orientation in Tape



Reel Dimensions




All photos are for reference only, and the appearance is subject to the product.

Table 58 Reel Packaging Parameter Specification Table


| Device | Package Type | Pins | SPQ | Reel Diameter (mm) | A0 (mm) | B0 (mm) | K0 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|------|------|--------------------|---------|---------|---------|--------|---------------|
| APM32F091RBT6 | LQFP | 64 | 1000 | 330 | 12.35 | 12.35 | 2.2 | 24 | Q1 |
| APM32F091RCT6 | LQFP | 64 | 1000 | 330 | 12.35 | 12.35 | 2.2 | 24 | Q1 |
| APM32F091CBT6 | LQFP | 48 | 2000 | 330 | 9.3 | 9.3 | 2.2 | 16 | Q1 |
| APM32F091CCT6 | LQFP | 48 | 2000 | 330 | 9.3 | 9.3 | 2.2 | 16 | Q1 |
| APM32F091CBU6 | QFN | 48 | 2500 | 330 | 7.4 | 7.4 | 1.4 | 16 | Q1 |
| APM32F091CCU6 | QFN | 48 | 2500 | 330 | 7.4 | 7.4 | 1.4 | 16 | Q1 |
| APM32F091RBT7 | LQFP | 64 | 1000 | 330 | 12.35 | 12.35 | 2.2 | 24 | Q1 |
| APM32F091RCT7 | LQFP | 64 | 1000 | 330 | 12.35 | 12.35 | 2.2 | 24 | Q1 |
| APM32F091CBT7 | LQFP | 48 | 2000 | 330 | 9.3 | 9.3 | 2.2 | 16 | Q1 |
| APM32F091CCT7 | LQFP | 48 | 2000 | 330 | 9.3 | 9.3 | 2.2 | 16 | Q1 |
| APM32F091CBU7 | QFN | 48 | 2500 | 330 | 7.4 | 7.4 | 1.4 | 16 | Q1 |
| APM32F091CCU7 | QFN | 48 | 2500 | 330 | 7.4 | 7.4 | 1.4 | 16 | Q1 |

7.2 Tray packaging

Figure 29 Tray Packaging Diagram



Tray Dimensions



All photos are for reference only, and the appearance is subject to the product.

Table 59 Tray Packaging Parameter Specification Table

| Device | Package Type | Pins | SPQ | X-Dimension (mm) | Y-Dimension (mm) | X-Pitch (mm) | Y-Pitch (mm) | Tray Length (mm) | Tray Width (mm) |
|---------------|--------------|------|------|------------------|------------------|--------------|--------------|------------------|-----------------|
| APM32F091VBT6 | LQFP | 100 | 900 | 16.6 | 16.6 | 20.3 | 21 | 322.6 | 135.9 |
| APM32F091VCT6 | LQFP | 100 | 900 | 16.6 | 16.6 | 20.3 | 21 | 322.6 | 135.9 |
| APM32F091RBT6 | LQFP | 64 | 1600 | 12.3 | 12.3 | 15.2 | 15.7 | 322.6 | 135.9 |
| APM32F091RCT6 | LQFP | 64 | 1600 | 12.3 | 12.3 | 15.2 | 15.7 | 322.6 | 135.9 |
| APM32F091CBT6 | LQFP | 48 | 2500 | 9.7 | 9.7 | 12.2 | 12.6 | 322.6 | 135.9 |
| APM32F091CCT6 | LQFP | 48 | 2500 | 9.7 | 9.7 | 12.2 | 12.6 | 322.6 | 135.9 |
| APM32F091CBU6 | QFN | 48 | 2600 | 7.25 | 7.25 | 11.8 | 12.8 | 322.6 | 135.9 |
| APM32F091CCU6 | QFN | 48 | 2600 | 7.25 | 7.25 | 11.8 | 12.8 | 322.6 | 135.9 |
| APM32F091VBT7 | LQFP | 100 | 900 | 16.6 | 16.6 | 20.3 | 21 | 322.6 | 135.9 |
| APM32F091VCT7 | LQFP | 100 | 900 | 16.6 | 16.6 | 20.3 | 21 | 322.6 | 135.9 |
| APM32F091RBT7 | LQFP | 64 | 1600 | 12.3 | 12.3 | 15.2 | 15.7 | 322.6 | 135.9 |
| APM32F091RCT7 | LQFP | 64 | 1600 | 12.3 | 12.3 | 15.2 | 15.7 | 322.6 | 135.9 |
| APM32F091CBT7 | LQFP | 48 | 2500 | 9.7 | 9.7 | 12.2 | 12.6 | 322.6 | 135.9 |
| APM32F091CCT7 | LQFP | 48 | 2500 | 9.7 | 9.7 | 12.2 | 12.6 | 322.6 | 135.9 |
| APM32F091CBU7 | QFN | 48 | 2600 | 7.25 | 7.25 | 11.8 | 12.8 | 322.6 | 135.9 |
| APM32F091CCU7 | QFN | 48 | 2600 | 7.25 | 7.25 | 11.8 | 12.8 | 322.6 | 135.9 |

8 Ordering Information




Table 60 Ordering Information Table

| Order Code | Flash (KB) | SRAM (KB) | Package | SPQ | Temperature Range |
|-----------------|------------|-----------|---------|------|------------------------------|
| APM32F091CBT6-R | 128 | 32 | LQFP48 | 2000 | Industrial grade -40°C~85°C |
| APM32F091CBT6 | 128 | 32 | LQFP48 | 2500 | Industrial grade -40°C~85°C |
| APM32F091CBU6-R | 128 | 32 | QFN48 | 2500 | Industrial grade -40°C~85°C |
| APM32F091CBU6 | 128 | 32 | QFN48 | 2600 | Industrial grade -40°C~85°C |
| APM32F091RBT6-R | 128 | 32 | LQFP64 | 1000 | Industrial grade -40°C~85°C |
| APM32F091RBT6 | 128 | 32 | LQFP64 | 1600 | Industrial grade -40°C~85°C |
| APM32F091VBT6 | 128 | 32 | LQFP100 | 900 | Industrial grade -40°C~85°C |
| APM32F091CBT7-R | 128 | 32 | LQFP48 | 2000 | Industrial grade -40°C~105°C |
| APM32F091CBT7 | 128 | 32 | LQFP48 | 2500 | Industrial grade -40°C~105°C |
| APM32F091CBU7-R | 128 | 32 | QFN48 | 2500 | Industrial grade -40°C~105°C |
| APM32F091CBU7 | 128 | 32 | QFN48 | 2600 | Industrial grade -40°C~105°C |
| APM32F091RBT7-R | 128 | 32 | LQFP64 | 1000 | Industrial grade -40°C~105°C |
| APM32F091RBT7 | 128 | 32 | LQFP64 | 1600 | Industrial grade -40°C~105°C |
| APM32F091VBT7 | 128 | 32 | LQFP100 | 900 | Industrial grade -40°C~105°C |
| APM32F091CCT6-R | 256 | 32 | LQFP48 | 2000 | Industrial grade -40°C~85°C |
| APM32F091CCT6 | 256 | 32 | LQFP48 | 2500 | Industrial grade -40°C~85°C |
| APM32F091CCU6-R | 256 | 32 | QFN48 | 2500 | Industrial grade -40°C~85°C |
| APM32F091CCU6 | 256 | 32 | QFN48 | 2600 | Industrial grade -40°C~85°C |
| APM32F091RCT6-R | 256 | 32 | LQFP64 | 1000 | Industrial grade -40°C~85°C |
| APM32F091RCT6 | 256 | 32 | LQFP64 | 1600 | Industrial grade -40°C~85°C |

| Order Code | Flash (KB) | SRAM (KB) | Package | SPQ | Temperature Range |
|-----------------|------------|-----------|---------|------|------------------------------|
| APM32F091VCT6 | 256 | 32 | LQFP100 | 900 | Industrial grade -40°C~85°C |
| APM32F091CCT7-R | 256 | 32 | LQFP48 | 2000 | Industrial grade -40°C~105°C |
| APM32F091CCT7 | 256 | 32 | LQFP48 | 2500 | Industrial grade -40°C~105°C |
| APM32F091CCU7-R | 256 | 32 | QFN48 | 2500 | Industrial grade -40°C~105°C |
| APM32F091CCU7 | 256 | 32 | QFN48 | 2600 | Industrial grade -40°C~105°C |
| APM32F091RCT7-R | 256 | 32 | LQFP64 | 1000 | Industrial grade -40°C~105°C |
| APM32F091RCT7 | 256 | 32 | LQFP64 | 1600 | Industrial grade -40°C~105°C |
| APM32F091VCT7 | 256 | 32 | LQFP100 | 900 | Industrial grade -40°C~105°C |

Note :SPQ= Minimum number of packages

9 Commonly Used Function Module Denomination

Table 61 Commonly Used Function Module Denomination

| Chinese description | Short name |
|---|------------|
| Reset management unit | RMU |
| Clock management unit | CMU |
| Reset and clock management | RCM |
| Clock recovery system | CRS |
| External interrupt | EINT |
| General-purpose IO | GPIO |
| Alternate function IO | AFIO |
| Wake up controller | WUPT |
| Buzzer | BUZZER |
| Independent watchdog timer | IWDT |
| Window watchdog timer | WWDT |
| Timer | TMR |
| CRC controller | CRC |
| Power Management Unit | PMU |
| DMA controller | DMA |
| Analog-to-digital converter | ADC |
| Digital-to-analog converter | DAC |
| Real-time clock | RTC |
| External memory controller | EMMC |
| Controller local area network | CAN |
| I2C interface | I2C |
| Serial peripheral interface | SPI |
| Universal asynchronous transmitter receiver | UART |
| Universal synchronous and asynchronous transmitter receiver | USART |
| Flash interface control unit | FMC |

10 Revision History

Table 62 Document Revision History

| Date | Revision | Change |
|----------------|----------|--|
| March 10, 2021 | 1.0 | New |
| June 30, 2021 | 1.1 | Add 5.3.3 Maximum Current Rating Characteristics |